# SOLUTIONS MANUAL 

# DIGITAL DESIGN <br> FOURTH EDITION 

M. MORRIS MANO<br>California State University, Los Angeles

MICHAEL D. CILETTI University of Colorado, Colorado Springs

rev 01/21/2007

## CHAPTER 1

$1.1 \quad$ Base-10: 1617181920212223242526272829303132
Octal: 2021222324252627303132333435363740
Hex: $\quad 10111213141516171819$ 1A 1B 1C 1D 1E 1F 20
Base-13 A B C $10111213141516171819232425 \quad 26$
1.2
$\begin{array}{lll}\text { (a) } 32,768 & \text { (b) } 67,108,864 & \text { (c) } 6,871,947,674\end{array}$
$1.3 \quad(4310)_{5}=4 * 5^{3}+3 * 5^{2}+1 * 5^{1}=580_{10}$
$(198)_{12}=1 * 12^{2}+9 * 12^{1}+8 * 12^{0}=260_{10}$
$(735)_{8}=7 * 8^{2}+3 * 8^{1}+5 * 8^{0}=477_{10}$
$(525)_{6}=5 * 6^{2}+2 * 6^{1}+5 * 6^{0}=197_{10}$
1.4 14-bit binary: 11_1111_1111_1111

Decimal: $\quad 2^{14}-1=16,383_{10}$
Hexadecimal: $3 \mathrm{FFF}_{16}$
1.5 Let $\mathrm{b}=$ base
(a) $14 / 2=(b+4) / 2=5$, so $b=6$
(b) $54 / 4=\left(5^{*} \mathrm{~b}+4\right) / 4=\mathrm{b}+3$, so $5 * \mathrm{~b}=52-4$, and $\mathrm{b}=8$
(c) $(2$ *b +4$)+(b+7)=4 b$, so $b=11$
$1.6(x-3)(x-6)=x^{2}-(6+3) x+6 * 3=x^{2}-11 x+22$
Therefore: $6+3=\mathrm{b}+1 \mathrm{~m}$ so $\mathrm{b}=8$
Also, $6 * 3=(18)_{10}=(22)_{8}$
$1.768 \mathrm{BE}=0110 \_1000 \_1011 \_1110=110 \_100 \_010 \_111 \_110=(64276)_{8}$
1.8 (a) Results of repeated division by 2 (quotients are followed by remainders):
$431_{10}=215(1) ; \quad 107(1) ; \quad 53(1) ; 26(1) ; 13(0) ; 6(1) \quad 3(0) \quad 1(1)$
Answer: 1111_1010 $=$ FA $_{16}$
(b) Results of repeated division by 16:
$431_{10}=26(15) ;$ 1(10) (Faster)
Answer: FA = 1111_1010
1.9 (a) $10110.0101_{2}=16+4+2+.25+.0625=22.3125$
(b) $16.5_{16}=16+6+5^{*}(.0615)=22.3125$
(c) $26.24_{8}=2 * 8+6+2 / 8+4 / 64=22.3125$
(d) FAFA. $\mathrm{B}_{16}=15 * 16^{3}+10 * 16^{2}+15 * 16+10+11 / 16=64,250 \cdot 6875$
(e) $1010.1010_{2}=8+2+.5+.125=10.625$
1.12 (a) 10000 and 110111
1011
+101

The quotient is carried to two decimal places, giving 1011.11
Checking: $111011_{2} / 101_{2}=59_{10} / 5_{10} \cong 1011.11_{2}=58.75_{10}$
The quotient is carried to two decimal places, giving 1011.11
Checking: $111011_{2} / 101_{2}=59_{10} / 5_{10} \cong 1011.11_{2}=58.75_{10}$
$\frac{101}{\mid 111011.0000}$
$\frac{101}{01001}$
$\frac{101}{1001}$
$\frac{101}{1000}$
$\frac{101}{0110}$
1011
$\frac{\mathrm{x} 101}{1011}$
$\frac{1011}{110111}=55_{10}$
(b) $62_{\mathrm{h}}$ and $958_{\mathrm{h}}$

$$
\begin{array}{rll}
2 \mathrm{E}_{\mathrm{h}} & 0010 \_1110 \\
+34_{\mathrm{h}} & 0011 \_0100 \\
\hline 62_{\mathrm{h}} & 0110 \_0010 & =98_{10}
\end{array} \quad \begin{gathered}
2 \mathrm{E}_{\mathrm{h}} \\
{ }-} \\
\\
\end{gathered}
$$

1.13
(a) Convert 27.315 to binary:

|  | Integer <br> Quotient |  | Remainder | Coefficient |
| :---: | :---: | :---: | :---: | :--- |
| $27 / 2=$ | 13 | + | $1 / 2$ | $\mathrm{a}_{0}=1$ |
| $13 / 2$ | 6 | + | $1 / 2$ | $\mathrm{a}_{1}=1$ |
| $6 / 2$ | 3 | + | 0 | $\mathrm{a}_{2}=0$ |
| $3 / 2$ | 1 | + | $1 / 2$ | $\mathrm{a}_{3}=1$ |
| $1 / 2$ | 0 | + | $1 / 2$ | $\mathrm{a}_{4}=1$ |


(b) $2 / 3 \cong .6666666667$

|  | Integer | Fraction | Coefficient |
| :--- | :--- | :--- | :--- |
| $.6666 \_6666 \_67 \times 2=1$ | $+.3333 \_3333 \_34$ | $\mathrm{a}_{-1}=1$ |  |
| $.3333333334 \times 2$ | $=0$ | +.6666666688 | $\mathrm{a}_{-2}=0$ |
| $.6666666668 \times 2$ | $=1$ | +.3333333336 | $\mathrm{a}_{-3}=1$ |
| $.3333333336 \times 2$ | $=0$ | +.6666666672 | $\mathrm{a}_{-4}=0$ |
| $.6666666672 \times 2$ | $=1$ | +.3333333344 | $\mathrm{a}_{-5}=1$ |
| $.3333333344 \times 2$ | $=0$ | +.6666666688 | $\mathrm{a}_{-6}=0$ |
| $.6666666688 \times 2$ | $=1$ | +.3333333376 | $\mathrm{a}_{-7}=1$ |
| $.3333333376 \times 2$ | $=0$ |  | +.6666666752 |

$.6666666667_{10} \cong .10101010_{2}=.5+.125+.0313+. .0078=.6641_{10}$
$.101010102=.1010 \_1010_{2}=. \mathrm{AA}_{16}=10 / 16+10 / 256=.6641_{10}($ Same as $(\mathrm{b}))$.
(a)
1000_0000
1s comp: 0111_1111
2s comp: 1000_0000
(b)
0000_0000
1s comp: 1111_1111 2s comp: 0000_0000
(c) 1101_1010 1s comp: 0010_0101 2s comp: 0010_0110
(d)
0111_0110
1s comp: 1000_1001
2s comp: 1000_1010
(e)
1s comp: 0111_1010 2s comp: 0111_1011
(f)
1s comp: 0000_0000 2s comp: 0000_0001
(a)
52,784,630
9s comp: 47,215,369
10s comp: 47,215,370
$\begin{array}{lr}\text { (b) } & 63,325,600 \\ \text { 9s comp: } & 36,674,399 \\ \text { 10s comp: } & 36,674,400\end{array}$
(c) 25,000,000
9s comp: 74,999,999
10s comp: 75,000,000
(d) $00,000,000$
9s comp: 99,999,999
10s comp: 00,000,000

B2FA
15s comp: 4D05
16s comp: 4D06

B2FA: 1011_0010_1111_1010
1s comp: 0100_1101_0000_0101
2s comp: 0100_1101_0000_0110 = 4D06
(a) $3409 \rightarrow 03409 \rightarrow 96590$ ( 9 s comp) $\rightarrow 96591$ ( 10 s comp)
$06428-03409=06428+96591=03019$
(b) $1800 \rightarrow 01800 \rightarrow 98199$ (9s comp) $\rightarrow 98200$ (10 comp)
$125-1800=00125+98200=98325$ (negative)
Magnitude: 1675
Result: $125-1800=1675$
(c) $6152 \rightarrow 06152 \rightarrow 93847$ ( 9 s comp) $\rightarrow 93848$ ( 10 s comp)
$2043-6152=02043+93848=95891$ (Negative)
Magnitude: 4109
Result: 2043-6152 = -4109
(d) $745 \rightarrow 00745 \rightarrow 99254$ ( 9 s comp) $\rightarrow 99255$ ( 10 s comp) $1631-745=01631+99255=0886$ (Positive)
Result: 1631 - 745 = 886
1.18 Note: Consider sign extension with 2s complement arithmetic.
(a)
10001
(b) 100011
1s comp: 01110
2s comp: 01111
1s comp: 1011100
with sign extension
2s comp: 1011101
10011
0100010
Diff: 00010

> 1111111 0000001 sign bit indicates that the result is negative 2s complement -000001 result
(c)
101000
(d) 10101
1s comp: 1010111
2s comp: 1011000
1s comp: 1101010 with sign extension
2s comp: 1101011
110000
Diff: $\overline{1100001}$ (negative)
0011011 sign bit indicates that the result is positive Check: 48-21 = 27
$+9286 \rightarrow 009286 ;+801 \rightarrow 000801 ;-9286 \rightarrow 990714 ;-801 \rightarrow 999199$
(a) $(+9286)+\left(\_801\right)=009286+000801=010087$
(b) $(+9286)+(-801)=009286+999199=008485$
(c) $(-9286)+(+801)=990714+000801=991515$
(d) $(-9286)+(-801)=990714+999199=989913$
$1.20+49 \rightarrow 0 \_110001$ (Needs leading zero indicate + value); $+29 \rightarrow 0 \_011101$ (Leading 0 indicates + value) $-49 \rightarrow 1 \_001111 ;-29 \rightarrow 1 \_100011$
(a) $(+29)+(-49)=0 \_011101+1 \_001111=1 \_101100$ ( 1 indicates negative value.)

Magnitude $=0 \_010100$; Result $(+29)+(-49)=-20$
(b) $(-29)+(+49)=1 \_100011+0 \_110001=0 \_010100(0$ indicates positive value)
$(-29)+(+49)=+20$
(c) Must increase word size by 1 (sign extension) to accomodate overflow of values:
$(-29)+(-49)=11 \_100011+11 \_001111=10 \_110010(1$ indicates negative result $)$
Magnitude: 1_001110 $=78_{10}$
Result: $(-29)+(-49)=-78$
$1.228,723$
BCD: 1000_0111_0010_0011
ASCII: 0_011_1000_011_0111_011_0010_011_0001
$+9742 \rightarrow 009742 \rightarrow 990257$ (9's comp) $\rightarrow 990258$ (10s) comp
$+641 \rightarrow 000641 \rightarrow 999358$ (9's comp) $\rightarrow 999359$ (10s) comp
(a) $(+9742)+(+641) \rightarrow 010383$
(b) $(+9742)+(-641) \rightarrow 009742+999359=009102$

Result: $(+9742)+(-641)=9102$
(c) -9742$)+(+641)=990258+000641=990899$ (negative)

Magnitude: 009101
Result: $(-9742)+(641)=-9101$
(d) $(-9742)+(-641)=990258+999359=989617$ (Negative)

Magnitude: 10383
Result: $(-9742)+(-641)=-10383$

BCD
1.23
(a)
$\begin{array}{llll}6 & 3 & 1 & \text { Decimal }\end{array}$
00000
$\begin{array}{lllll}0 & 0 & 0 & 1 & 1\end{array}$
00102
01003
0110 (or 0101)
01115
10006
10107 (or 1001)
10118
11009
(b)

6421 Decimal
00000
00011
00102
00113
01004
01015
10006 (or 0110)
10017
10108
10119
(a) $5,137_{10} \quad$ BCD: $0101 \_0011 \_0111$
(b) Excess-3: 1000_0100_0110_1010
(c) 2421: 1011_0001_0011_0111
(d) 6311: 0111_0001_0100_1001

5,137 9s Comp: 4,862
2421 code: 0100_1110_1100_1000
1s comp: 1011_0001_0011_0111 same as (c) in 1.25
$62+32=94$ printing characters
(0): 10110000
(4): 00110100
(1): 00110001
(2): 00110010
(3): 10110011
(8): 00111000
(b) 564
(c) 871
(d) 2,199
(a) 897

ASCII for decimal digits with odd parity:
(a)

1.36


## CHAPTER 2

$2.1 \quad$ (a)

| xy | z | $x+y+z$ | $(x+y+z)^{\prime}$ | $x^{\prime}$ | $y^{\prime}$ | $z^{\prime}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $x^{\prime} y^{\prime} z^{\prime}$ |  |  |  |  |  |  |
| 0 | 0 | 0 | 0 | 1 | 1 | 1 |
| 0 | 0 | 1 | 1 |  |  |  |
| 0 | 0 | 1 | 1 | 0 | 1 | 1 |
| 0 | 1 | 0 | 1 | 0 | 1 | 0 |
| 0 | 1 | 1 | 1 | 0 | 1 | 0 |
| 1 | 0 | 0 | 0 |  |  |  |
| 1 | 0 | 0 | 1 | 0 | 0 | 1 |
| 1 | 0 | 1 | 1 | 0 | 0 |  |
| 1 | 1 | 0 | 1 | 0 | 0 | 0 |
| 1 | 1 | 1 | 1 | 0 | 0 | 0 |
| 1 |  | 0 | 0 |  |  |  |


| $x y z$ | (xyz) | (xyz)' | $x^{\prime}$ | $y^{\prime}$ | $z^{\prime}$ | $x^{\prime}+y^{\prime}+z^{\prime}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 000 | 0 | 1 | 1 | 1 | 1 | 1 |
| 001 | 0 | 1 | 1 | 1 | 0 | 1 |
| 010 | 0 | 1 | 1 | 0 | 1 | 1 |
| 011 | 0 | 1 | 1 | 0 | 0 | 1 |
| 100 | 0 | 1 | 0 | 1 | 1 | 1 |
| 101 | 0 | 1 | 0 | 1 | 0 | 1 |
| 110 | 0 | 1 | 0 | 0 | 1 | 1 |
| 111 | 1 | 0 | 0 | 0 | 0 | 0 |

(b)

| $x y y z$ | $x+y z$ | $(x+y)$ | $(x+z)$ | $(x+y)(x+z)$ |
| :---: | :---: | :---: | :---: | :---: |
| 00 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 | 0 |
| 0 | 1 | 0 | 0 | 1 |
| 0 | 1 | 1 | 1 | 1 |
| 1 | 0 | 0 | 1 | 1 |
| 1 | 0 | 1 | 1 | 1 |
| 1 | 1 | 0 | 1 | 1 |
| 1 | 1 | 1 | 1 | 1 |

(c)

| $x$ | $y$ | $z$ | $x$ | $y+z$ | $x+(y+z)$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | $(x+y)$ | $(x+y)+z$ |  |  |  |
| 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 |  |  |  |
| 0 | 0 | 1 | 0 | 1 | 1 |
| 0 | 0 | 0 | 1 | 1 | 0 |
| 0 | 1 | 1 | 0 | 1 | 1 |
| 1 | 0 | 1 | 0 | 1 | 1 |
| 1 | 0 | 1 | 1 | 1 | 1 |
| 1 | 1 | 1 | 1 |  |  |
| 1 | 1 | 0 | 1 | 1 | 1 |
| 1 | 1 | 1 | 1 | 1 | 1 |
| 1 |  | 1 | 1 |  |  |

(d)
\(\left.\begin{array}{c|c|c|c|c}x y y \& x(y+z) \& x y \& x z \& x y+x z <br>
\hline 0 \& 0 \& 0 \& 0 \& 0 <br>
0 \& 0 \& 0 <br>
0 \& 0 \& 1 \& 0 \& 0 <br>
0 \& 1 \& 0 \& 0 \& 0 <br>
0 \& 0 \& 0 <br>
0 \& 1 \& 1 \& 0 \& 0 <br>
1 \& 0 \& 0 <br>
1 \& 0 \& 0 \& 0 \& 0 <br>
1 \& 0 \& 1 \& 1 \& 0 <br>
1 \& 1 \& 1 <br>
1 \& 1 \& 0 \& 1 \& 1 <br>

1 \& 1 \& 1 \& 1 \& 1\end{array}\right) 1\)| 1 |
| :--- |
| 1 |

(a) $x y+x y^{\prime}=x\left(y+y^{\prime}\right)=x$
(b) $(x+y)\left(x+y^{\prime}\right)=x+y y^{\prime}=x\left(x+y^{\prime}\right)+y\left(x+y^{\prime}\right)=x x+x y^{\prime}+x y+y y^{\prime}=x$
(c) $x y z+x^{\prime} y+x y z^{\prime}=x y\left(z+z^{\prime}\right)+x^{\prime} y=x y+x^{\prime} y=y$
(d) $(A+B)^{\prime}\left(A^{\prime}+B^{\prime}\right)=\left(A^{\prime} B^{\prime}\right)(A B)=\left(A^{\prime} B^{\prime}\right)(B A)=A^{\prime}\left(B^{\prime} B A\right)=0$
(e) $x y z^{\prime}+x^{\prime} y z+x y z+x^{\prime} y z^{\prime}=x y\left(z+z^{\prime}\right)+x^{\prime} y\left(z+z^{\prime}\right)=x y+x^{\prime} y=y$
(f) $\left(x+y+z^{\prime}\right)\left(x^{\prime}+y^{\prime}+z\right)=x x^{\prime}+x y^{\prime}+x z+x^{\prime} y+y y^{\prime}+y z+x^{\prime} z^{\prime}+y^{\prime} z^{\prime}+z z^{\prime}=$

$$
=x y^{\prime}+x z+x^{\prime} y+y z+x^{\prime} z^{\prime}+y^{\prime} z^{\prime}=x \oplus y+(x \oplus z)^{\prime}+(y \oplus z)^{\prime}
$$

2.3 (a) $A B C+A^{\prime} B+A B C^{\prime}=A B+A^{\prime} B=B$
(b) $x^{\prime} y z+x z=\left(x^{\prime} y+x\right) z=z\left(x+x^{\prime}\right)(x+y)=z(x+y)$
(c) $(x+y)^{\prime}\left(x^{\prime}+y^{\prime}\right)=x^{\prime} y^{\prime}\left(x^{\prime}+y^{\prime}\right)=x^{\prime} y^{\prime}$
(d) $x y+x\left(w z+w z^{\prime}\right)=x\left(y+w z+w z^{\prime}\right)=x(w+y)$
(e) $\left(B C^{\prime}+A^{\prime} D\right)\left(A B^{\prime}+C D^{\prime}\right)=B C^{\prime} A B^{\prime}+B C^{\prime} C D^{\prime}+A^{\prime} D A B^{\prime}+A^{\prime} D C D^{\prime}=0$
(f) $\left(x+y^{\prime}+z^{\prime}\right)\left(x^{\prime}+z^{\prime}\right)=x x^{\prime}+x z^{\prime}+x^{\prime} y^{\prime}+y^{\prime} z^{\prime}+x^{\prime} z^{\prime}+z^{\prime} z^{\prime}=z^{\prime}+y^{\prime}\left(x^{\prime}+z^{\prime}\right)=z^{\prime}+x^{\prime} y^{\prime}$
2.4
(a) $A^{\prime} C^{\prime}+A B C+A C^{\prime}=C^{\prime}+A B C=\left(C+C^{\prime}\right)\left(C^{\prime}+A B\right)=A B+C^{\prime}$
(b) $\left(x^{\prime} y^{\prime}+z\right)^{\prime}+z+x y+w z=\left(x^{\prime} y^{\prime}\right)^{\prime} z^{\prime}+z+x y+w z=\left[(x+y) z^{\prime}+z\right]+x y+w z=$ $=\left(z+z^{\prime}\right)(z+x+y)+x y+w z=z+w z+x+x y+y=z(1+w)+x(1+y)+y=x+y+z$
(c) $A^{\prime} B\left(D^{\prime}+C^{\prime} D\right)+B\left(A+A^{\prime} C D\right)=B\left(A^{\prime} D^{\prime}+A^{\prime} C^{\prime} D+A+A^{\prime} C D\right)$

$$
=B\left(A^{\prime} D^{\prime}+A+A^{\prime} D\left(C+C^{\prime}\right)=B\left(A+A^{\prime}\left(D^{\prime}+D\right)\right)=B\left(A+A^{\prime}\right)=B\right.
$$

(d) $\left(A^{\prime}+C\right)\left(A^{\prime}+C^{\prime}\right)\left(A+B+C^{\prime} D\right)=\left(A^{\prime}+C C^{\prime}\right)\left(A+B+C^{\prime} D\right)=A^{\prime}\left(A+B+C^{\prime} D\right)$ $=A A^{\prime}+A^{\prime} B+A^{\prime} C^{\prime} D=A^{\prime}\left(B+C^{\prime} D\right)$
(e) $A B C D+A^{\prime} B D+A B C^{\prime} D=A B D+A^{\prime} B D=B D$
2.5 (a)

(b)

(c)

(d)

(e)

(f)

(a)

(b)

(c)

(d)

(e)

(f)

2.7
(a)

(b)

(c)

(d)

(e)

$F^{\prime}=(w x+y z)^{\prime}=(w x)^{\prime}(y z)^{\prime}=\left(w^{\prime}+x^{\prime}\right)\left(y^{\prime}+z^{\prime}\right)$
$F F^{\prime}=w x\left(w^{\prime}+x^{\prime}\right)\left(y^{\prime}+z^{\prime}\right)+y z\left(w^{\prime}+x^{\prime}\right)\left(y^{\prime}+z^{\prime}\right)=0$
$F+F^{\prime}=w x+y z+(w x+y z)^{\prime}=A+A^{\prime}=1$ with $A=w x+y z$
(a) $F^{\prime}=\left(x y^{\prime}+x^{\prime} y\right)^{\prime}=\left(x y^{\prime}\right)^{\prime}\left(x^{\prime} y\right)^{\prime}=\left(x^{\prime}+y\right)\left(x+y^{\prime}\right)=x y+x^{\prime} y^{\prime}$
(b) $F^{\prime}=\left[\left(A^{\prime} B+C D\right) E^{\prime}+E\right]^{\prime}=\left[\left(A^{\prime} B+C D\right)+E\right]^{\prime}=\left(A^{\prime} B+C D\right)^{\prime} E^{\prime}=\left(A^{\prime} B\right)^{\prime}(C D)^{\prime} E^{\prime}$ $F^{\prime}=\left(A+B^{\prime}\right)\left(C^{\prime}+D^{\prime}\right) E^{\prime}=A C^{\prime} E^{\prime}+A D^{\prime} E^{\prime}+B^{\prime} C^{\prime} E^{\prime}+B^{\prime} D^{\prime} E^{\prime}$
(c) $F^{\prime}=\left[\left(x^{\prime}+y+z^{\prime}\right)\left(x+y^{\prime}\right)(x+z)\right]^{\prime}=\left(x^{\prime}+y+z^{\prime}\right)^{\prime}+\left(x+y^{\prime}\right)^{\prime}+(x+z)^{\prime}=$ $F^{\prime}=x y^{\prime} z+x^{\prime} y+x^{\prime} z^{\prime}$
(a) $F_{1}+F_{2}=\Sigma m_{1 i}+\Sigma m_{2 i}=\Sigma\left(m_{1 i}+m_{2 i}\right)$
(b) F1 F2 $=\Sigma m_{i} \Sigma m_{j}$ where $m_{i} m_{j}=0$ if $i \neq j$ and $m_{i} m_{j}=1$ if $i=j$
(a) $F(x, y, z)=\Sigma(1,4,5,6,7)$
(b) $F(x, y, z)=\Sigma(0,2,3,7)$

| $F=x y+x y^{\prime}+y^{\prime} z$ |  | $F=x^{\prime} z^{\prime}+y z$ |  |
| :---: | :---: | :---: | :---: |
| xyz | $F$ | xyz | $F$ |
| 000 | 0 | 000 | 1 |
| 001 | 1 | 001 | 0 |
| 010 | 0 | 010 | 1 |
| 011 | 0 | 011 | 1 |
| 100 | 1 | 100 | 0 |
| 101 | 1 | 101 | 0 |
| 110 | 1 | 110 | 0 |
| 111 | 1 | 111 | 1 |

2.12

$$
\begin{aligned}
& A=1011 \_0001 \\
& B=1010 \_1100
\end{aligned}
$$

(a) $A$ AND $B=1010 \_0000$
(b) $A$ OR $B=1011 \_1101$
(c) $\quad A$ XOR $B=0001 \_1101$
(d) NOT A = 0100_1110
(e) $\quad$ NOT $B=0101 \_0011$
$2.13 \quad$ (a)

(b)

(c)

(d)

(e)

(f)

(a)

(b)

(c)

(d)

(e)

(a) $T_{1}=A^{\prime} B^{\prime} C^{\prime}+A^{\prime} B^{\prime} C+A^{\prime} B C^{\prime}=A^{\prime} B^{\prime}\left(C^{\prime}+C\right)+A^{\prime} C^{\prime}\left(B^{\prime}+B\right)=A^{\prime} B^{\prime}+A^{\prime} C^{\prime}=A^{\prime}\left(B^{\prime}+C^{\prime}\right)$
(b) $T_{2}=T_{1}{ }^{\prime}=A^{\prime} B C+A B^{\prime} C^{\prime}+A B^{\prime} C+A B C^{\prime}+A B C$

$$
\begin{aligned}
& =B C\left(A^{\prime}+A\right)+A B^{\prime}\left(C^{\prime}+C\right)+A B\left(C^{\prime}+C\right) \\
& =B C+A B^{\prime}+A B=B C+A\left(B^{\prime}+B\right)=A+B C
\end{aligned}
$$

$$
\begin{aligned}
& \sum(3,5,6,7)=\Pi(0,1,2,4) \\
& T_{1}=A^{\prime} \underbrace{C^{\prime}}_{A^{\prime} B^{\prime}+B^{\prime}} A^{\prime} B^{\prime} C+A^{\prime} B C^{\prime} \\
& A^{\prime} C^{\prime}
\end{aligned}
$$



$$
T_{2}=A C^{\prime}+B C+A C=A+B C
$$

(a) $F(A, B, C)=A^{\prime} B^{\prime} C^{\prime}+A^{\prime} B^{\prime} C+A^{\prime} B C^{\prime}+A^{\prime} B C+A B^{\prime} C^{\prime}+A B^{\prime} C+A B C^{\prime}+A B C$

$$
\begin{aligned}
& =A^{\prime}\left(B^{\prime} C^{\prime}+B^{\prime} C+B C^{\prime}+B C\right)+A\left(\left(B^{\prime} C^{\prime}+B^{\prime} C+B C^{\prime}+B C\right)\right. \\
& =\left(A^{\prime}+A\right)\left(B^{\prime} C^{\prime}+B^{\prime} C+B C^{\prime}+B C\right)=B^{\prime} C^{\prime}+B^{\prime} C+B C^{\prime}+B C \\
& =B^{\prime}\left(C^{\prime}+C\right)+B\left(C^{\prime}+C\right)=B^{\prime}+B=1
\end{aligned}
$$

(b) $F\left(x_{1}, x_{2}, x_{3}, \ldots, x_{n}\right)=\Sigma m_{\mathrm{i}}$ has $2^{\mathrm{n}} / 2$ minterms with $\mathrm{x}_{1}$ and $2^{\mathrm{n}} / 2$ minterms with $\mathrm{x}_{1}^{\prime}$, which can be factored and removed as in (a). The remaining $2^{n-1}$ product terms will have $2^{n-1} / 2$ minterms with $x_{2}$ and $2^{n-1} / 2$ minterms with $x^{\prime}$, which and be factored to remove $\mathrm{x}_{2}$ and $\mathrm{x}^{\prime}$. continue this process until the last term is left and $x_{n}+x_{n}^{\prime}=1$. Alternatively, by induction, $F$ can be written as $F=x_{n} G+x_{n}^{\prime} G$ with $G=1$. So $F=$ $\left(x_{n}+x_{n}^{\prime}\right) G=1$.
(a) $(x y+z)(y+x z)=x y+y z+x y z+x z=\Sigma(3,5,6,7)=\Pi(0,1,2,4)$
(b) $\left(A^{\prime}+B\right)\left(B^{\prime}+C\right)=A^{\prime} B^{\prime}+A^{\prime} C+B C=\Sigma(0,1,3,7)=\Pi(2,4,5,6)$
(c) $y^{\prime} z+w x y^{\prime}+w x z^{\prime}+w^{\prime} x^{\prime} z=\Sigma(1,3,5,9,12,13,14)=\Pi(0,2,4,6,7,8,10,11,15)$
(d) $\left(x y+y z^{\prime}+x^{\prime} z\right)(x+z)=x y+x y z^{\prime}+x y z+x^{\prime} z$

$$
=\Sigma(1,3,9,11,14,15)=\Pi(0,2,4,5,6,7,8,10,12,13)
$$

2.18 (a)

| $w x y y z$ | $F$ | $F=x y^{\prime} z+x^{\prime} y^{\prime} z+w^{\prime} x y+w x^{\prime} y+w x y$ |
| :--- | :--- | :--- |
| 0000 | 0 |  |
| 0001 | 1 |  |
| 0010 | 0 |  |
| 0011 | 0 |  |
| 0100 | 0 |  |
| 0101 | 1 |  |
| 0110 | 1 |  |
| 0111 | 1 |  |
| 1000 | 0 |  |
| 1001 | 1 |  |
| 1010 | 1 |  |
| 1011 | 1 |  |
| 1100 | 0 |  |
| 1101 | 1 |  |
| 1110 | 1 |  |
| 1111 | 1 |  |

(b)

(c) $F=x y^{\prime} z+x^{\prime} y^{\prime} z+w^{\prime} x y+w x^{\prime} y+w x y=y^{\prime} z+x y+w y=y^{\prime} z+y(w+x)$
(d) $\left.F=y^{\prime} z+y w+y x\right)=\Sigma(1,5,9,13,10,11,13,15,6,7,14,15)$

$$
=\Sigma(1,5,6,7,9,10,11,13,14,15)
$$

(e)


1 - Inverter, 2 - Two-input AND gates, 2 - Two-input OR gates
2.23

$$
F=B^{\prime} D+A^{\prime} D+B D
$$

| $A B C D$ | $A B C D$ | $A B C D$ |
| :--- | :--- | :--- |
| $-B^{\prime}-D$ | $A^{\prime}--D$ | $-B-D$ |
| $0001=1$ | $0001=1$ | $0101=5$ |
| $0011=3$ | $0011=3$ | $0111=7$ |
| $1001=9$ | $0101=5$ | $1101=13$ |
| $1011=11$ | $0111=7$ | $1111=15$ |

$$
F=\Sigma(1,3,5,7,9,11,13,15)=\Pi(0,2,4,6,8,10,12,14)
$$

(a) $F(A, B, C, D)=\Sigma(3,5,9,11,15)$
$F^{\prime}(A, B, C, D)=\Sigma(0,1,2,4,6,7,8,10,12,13,14)$
(b) $F(x, y, z)=\Pi(2,4,5,7)$

$$
F^{\prime}=\Sigma(2,4,5,7)
$$

(a) $F(x, y, z)=\Sigma(2,5,6)=\Pi(0,1,3,4,7)$
(b) $F(A, B, C, D)=\Pi(0,1,2,4,7,9,12)=\Sigma(3,5,6,8,10,11,13,14,15)$
(a) $(A B+C)\left(B+C^{\prime} D\right)=A B+B C+A B C^{\prime} D+C C^{\prime} D=A B\left(1+C^{\prime} D\right)+B C$ $=A B+B C$ (SOP form) $=B(A+C)($ POS form $)$
(b) $x^{\prime}+x\left(x+y^{\prime}\right)\left(y+z^{\prime}\right)=\left(x^{\prime}+x\right)\left[x^{\prime}+\left(x+y^{\prime}\right)\left(y+z^{\prime}\right)\right]=$ $=\left(x^{\prime}+x+y^{\prime}\right)\left(x^{\prime}+y+z^{\prime}\right)$ $=x^{\prime}+y+z^{\prime}$
(a) $B^{\prime} C+A B+A C D$

(b) $(A+B)(C+D)\left(A^{\prime}+B+D\right)$

(c) $\left(A B+A^{\prime} B^{\prime}\right)\left(C D^{\prime}+C^{\prime} D\right)$

(d) $A+C D+\left(A+D^{\prime}\right)\left(C^{\prime}+D\right)$


$$
x \oplus y=x^{\prime} y+x y^{\prime} \quad \text { and }(x \oplus y)^{\prime}=\left(x+y^{\prime}\right)\left(x^{\prime}+y\right)
$$

Dual of $x^{\prime} y+x y^{\prime}=\left(x^{\prime}+y\right)\left(x+y^{\prime}\right)=(x \oplus y)^{\prime}$
(a) $x\left|y=x y^{\prime} \neq y\right| x=x^{\prime} y$

Not commutative $(x \mid y)\left|z=x y^{\prime} z^{\prime} \neq x\right|(y \mid z)=x\left(y z^{\prime}\right)^{\prime}=x y^{\prime}+x z \quad$ Not associative
(b) $(x \oplus y)=x y^{\prime}+x^{\prime} y=y \oplus x=y x^{\prime}+y^{\prime} x \quad$ Commutative $(x \oplus y) \oplus z=\Sigma(1,2,4,7)=x \oplus(y \oplus z) \quad$ Associative
2.26
2.27
$f_{1}=a^{\prime} b^{\prime} c+a^{\prime} b c+a b c^{\prime}+a b c$
$f_{2}=a^{\prime} b c^{\prime}+a^{\prime} b c+a b^{\prime} c^{\prime}+a b^{\prime} c+a b c^{\prime}$

(a) $y=a(b c d)^{\prime} e=a\left(b^{\prime}+c^{\prime}+d^{\prime}\right) e$

$$
\begin{aligned}
y & =a\left(b^{\prime}+c^{\prime}+d^{\prime}\right) e=a b b^{\prime} e+a c^{\prime} e+a d^{\prime} e \\
& =\Sigma(17,19,21,23,25,27,29)
\end{aligned}
$$

| a bcde | $y$ | a bcde | $y$ |
| :--- | :--- | :--- | :--- |
| 00000 | 0 | 10000 | 0 |
| 00001 | 0 | $\mathbf{1} 0001$ | 1 |
| 00010 | 0 | 10010 | 0 |
| 00011 | 0 | $\mathbf{1} 0011$ | 1 |
| 00100 | 0 | 10100 | 0 |
| 00101 | 0 | 10101 | 1 |
| 00110 | 0 | 10110 | 0 |
| 00111 | 0 | 10111 | 1 |
|  | 0 |  | 0 |
| 01000 | 0 | 11000 | 0 |
| 01001 | 0 | $\mathbf{1} 1001$ | 1 |
| 01010 | 0 | 11010 | 0 |
| 01011 | 0 | $\mathbf{1} 1011$ | 1 |
| 01100 | 0 | 11100 | 0 |
| 01101 | 0 | $\mathbf{1} 1101$ | 1 |
| 01110 | 0 | 11110 | 0 |
| 01111 | 0 | 11111 | 0 |

(b) $y_{1}=a \oplus(c+d+e)=a^{\prime}(c+d+e)+a\left(c^{\prime} d^{\prime} e^{\prime}\right)=a^{\prime} c+a^{\prime} d+a^{\prime} e+a c^{\prime} d^{\prime} e^{\prime}$

$$
y_{2}=b^{\prime}(c+d+e) f=b^{\prime} c f+b^{\prime} d f+b^{\prime} e f
$$

$y_{1}=a(c+d+e)=a^{\prime}(c+d+e)+a\left(c^{\prime} d^{\prime} e^{\prime}\right)=a^{\prime} c+a^{\prime} d+a^{\prime} e+a c^{\prime} d^{\prime} e^{\prime}$
$y_{2}=b^{\prime}(c+d+e) f=b^{\prime} c f+b^{\prime} d f+b^{\prime} e f$

| $a^{\prime}-c---$ | $a^{\prime}--d--$ | $a^{\prime}---e-$ | $a-c^{\prime} d^{\prime} e^{\prime}-$ |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $001000=8$ | $000100=8$ | $000010=2$ | $100000=32$ |  |  |
| $001001=9$ | $000101=9$ | $000011=3$ | $100001=33$ |  |  |
| $001010=10$ | $000110=10$ | $000110=6$ | $110000=34$ |  |  |
| $001011=11$ | $000111=11$ | $000111=7$ | $110001=35$ |  |  |
|  |  |  |  |  |  |
| $001100=12$ | $001100=12$ | $001010=10$ |  |  |  |
| $001101=13$ | $001101=13$ | $001011=11$ |  |  |  |
| $001110=14$ | $001110=14$ | $001110=14$ |  |  |  |
| $001111=15$ | $001111=15$ | $001111=15$ | $-b '$ c--f |  |  |
|  |  |  |  |  |  |
| $011000=24$ | $010100=20$ | $010010=18$ | $001001=9$ | $001001=9$ | $000011=3$ |
| $011001=25$ | $010101=21$ | $010011=19$ | $001011=11$ | $001011=11$ | $000111=7$ |
| $011010=26$ | $010110=22$ | $010110=22$ | $001101=13$ | $001101=13$ | $001011=11$ |
| $011011=27$ | $010111=23$ | $010111=23$ | $001111=15$ | $001111=15$ | $001111=15$ |
|  |  |  |  | $101001=41$ | $101001=41$ |
| $011100=28$ | $011100=28$ | $011010=26$ | $101011=43$ | $101011=43$ | $100111=35$ |
| $011101=29$ | $011101=29$ | $011001=27$ | $101101=45$ | $101101=45$ | $101011=51$ |
| $011110=30$ | $011110=30$ | $011110=30$ | $101111=47$ | $101111=47$ | $101111=55$ |
| $011111=31$ | $011111=31$ | $011111=31$ |  |  |  |

$y_{1}=\sum(2,3,6,7,8,9,10,11,12,13,14,15,18,19,22,23,24,25,26,27,28$, 29, 30, 31, 32, 33, 34, 35 )
$y_{2}=\Sigma(3,7,9,13,15,35,39,41,43,45,47,51,55)$

| $a b$ cdef | $y_{1} y_{2}$ | $a b$ cdef | $y_{1} y_{2}$ | $a b$ cdef | $y_{1} y_{2}$ | $a b$ cdef | $y_{1} y_{2}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 000000 | 00 | 010000 | 00 | 100000 | 10 | 110000 | 00 |
| 000001 | 00 | 010001 | 00 | 100001 | 10 | 110001 | 00 |
| 000010 | 10 | 010010 | 10 | 100010 | 10 | 110010 | 00 |
| 000011 | 11 | 010011 | 10 | 100011 | 11 | 110011 | 01 |
| 000100 | 00 | 010100 | 00 | 100100 | 00 | 110100 | 00 |
| 000101 | 00 | 010101 | 00 | 100101 | 00 | 110101 | 00 |
| 000110 | 10 | 010110 | 10 | 100110 | 00 | 110110 | 00 |
| 000111 | 11 | 010111 | 10 | 100111 | 01 | 110111 | 01 |
| 001000 | 10 | 011000 | 10 | 101000 | 00 | 111000 | 00 |
| 001001 | 11 | 011001 | 10 | 101001 | 01 | 111001 | 00 |
| 001010 | 10 | 011010 | 10 | 101010 | 00 | 111010 | 00 |
| 001011 | 10 | 011011 | 10 | 101011 | 01 | 111011 | 00 |
| 001100 | 10 | 011100 | 10 | 101100 | 00 | 111100 | 00 |
| 001101 | 11 | 011101 | 10 | 101101 | 01 | 111101 | 00 |
| 001110 | 10 | 011110 | 10 | 101110 | 00 | 111110 | 00 |
| 001111 | 11 | 011111 | 10 | 101111 | $0 \quad 1$ | 111111 | $0 \quad 0$ |

## Chapter 3

## 3.1


3.2

(a) $\quad F=x^{\prime} y^{\prime}+x z$

(c) $\quad F=x^{\prime} y^{\prime}+x y$

(b) $\quad F=y+x^{\prime} z$

(d) $F=y^{\prime}+x^{\prime} z$

(e) $\quad F=z$
3.3

(f) $\quad F=x+y^{\prime} z$

(b) $F=x^{\prime} y^{\prime}+y z+x^{\prime} y z^{\prime}$
$F=x^{\prime}+y z$

(d) $\quad F=x y z+x^{\prime} y^{\prime} z+x y z^{\prime}$
$F=x^{\prime} y^{\prime} z+x y$
3.4

(a) $\quad F=y$

(c) $F=C D+A B D+A B C$

(e) $\quad F=w^{\prime} x+w^{\prime} y^{\prime} z$

(d) $\quad F=w^{\prime} x^{\prime} y+w x$

(f) $\quad F=x^{\prime} y^{\prime}+w^{\prime} y^{\prime} z$
3.5

3.6

(a) $F=B^{\prime} D^{\prime}+A^{\prime} B D+A B C^{\prime}$


(c) $\quad F=B^{\prime} D^{\prime}+B C D+A^{\prime} B D+A^{\prime} B C$
3.7
(c) $\quad F=B^{\prime} D^{\prime}+A C+A^{\prime} B D+C D\left(\right.$ or $\left.B^{\prime} C\right)$


(d) $\quad F=A^{\prime} B^{\prime} D^{\prime}+B C^{\prime} D+A C D^{\prime}+A B^{\prime} C$

(d) $\quad F=w x+x^{\prime} y+y z$
3.8
(a) $F(x, y, z)=\Sigma(3,5,6,7)$

(b) $F=\Sigma(1,3,5,9,12,13,14)$

(c) $\quad F=\Sigma(0,1,2,3,11,12,14,15)$

(d) $\quad F=\Sigma(3,4,5,7,11,12)$

3.9
(a)


Essential: $x z, x^{\prime} z^{\prime}$
Non-essential: $w^{\prime} x, w^{\prime} z^{\prime}$
$F=x z+x^{\prime} z^{\prime}+\left(w^{\prime} x\right.$ or $\left.w^{\prime} z^{\prime}\right)$
(c)


Essential: $B C^{\prime}, A C, A^{\prime} B^{\prime} D$
$F=B C^{\prime}+A C+A^{\prime} B^{\prime} D$
(b)


Essential: $B^{\prime} D^{\prime}, A C, A^{\prime} B D$
Non-essential: $C D, B^{\prime} C$
$F=B^{\prime} D^{\prime}+A C+A^{\prime} B D+\left(C D O R B^{\prime} C\right)$
(d)


Essential: $w y^{\prime}, x y, w^{\prime} x^{\prime} z$
$F=w y^{\prime}+x y+w^{\prime} x^{\prime} z$


Essential: $B D, B^{\prime} C, B^{\prime} C^{\prime} D^{\prime}$
$F=B D+B^{\prime} C+B^{\prime} C^{\prime} D^{\prime}$
3.10
(a)


Essential: $x z, w^{\prime} x, x^{\prime} z^{\prime}$
$F=x z+w^{\prime} x+x^{\prime} z^{\prime}$
(f)


Essential: $w y^{\prime}, w x, x^{\prime} z^{\prime}, x y z$ $F=w y^{\prime}+w x+x^{\prime} z^{\prime}+x y z$
(b)


Essential: $A C, B^{\prime} D^{\prime}, C D, A^{\prime} B D$ $F=A C+B^{\prime} D^{\prime}+C D+A^{\prime} B D$
(c)


Essential: BC', AC
Non-essential: $A B, A^{\prime} B^{\prime} D, B^{\prime} C D, A^{\prime} C^{\prime} D$ $F=B C^{\prime}+A C+A^{\prime} B^{\prime} D$
(e)


Essential: $B D, B^{\prime} C, A B^{\prime} C$
Non-essential: $C D$
$F=B D+B^{\prime} C+A B^{\prime} C$
(d)


Essential: $w y^{\prime}, x y$
Non-essential: $w x, x^{\prime} y^{\prime} z, w^{\prime} w z, w^{\prime} x^{\prime} z$ $F=w y^{\prime}+x y+w^{\prime} x^{\prime} z$
(f)


Essential: $w y^{\prime}, w x, x y z, x^{\prime} y z^{\prime}$
$F=w y^{\prime}+w x+x y z+x=y z^{\prime}$
3.11 (a) $F(A, B, C, D, E)=\sum(0,1,4,5,16,17,21,25,29$
$F=A^{\prime} B^{\prime} D^{\prime}+A D^{\prime} E+B^{\prime} C^{\prime} D^{\prime}$

| $m_{0}:$ | $A^{\prime} B^{\prime} C^{\prime} D^{\prime} E^{\prime}$ | $=00000$ |
| :--- | :--- | :--- |
| $m_{1}:$ | $A^{\prime} B^{\prime} C^{\prime} D^{\prime} E$ | $=00001$ |
| $m_{4}:$ | $A^{\prime} B^{\prime} D^{\prime} D^{\prime}$ | $=00100$ |
| $m_{5}:$ | $A^{\prime} B^{\prime} C^{\prime} E$ | $=00101$ |
| $m_{16}:$ | $A B^{\prime} C^{\prime} D^{\prime} E^{\prime}$ | $=10000$ |
| $m_{17}:$ | $A B^{\prime} C^{\prime} D^{\prime} E$ | $=10001$ |
| $m_{21}:$ | $A B^{\prime} C D^{\prime} E$ | $=10101$ |
| $m_{25}:$ | $A B C^{\prime} D^{\prime} E$ | $=11001$ |
| $m_{29}:$ | $A B C D^{\prime} E$ | $=11101$ |


(b) $F(A, B, C, D, E)=A^{\prime} B^{\prime} C E^{\prime}+B^{\prime} C^{\prime} D^{\prime} E^{\prime}+A^{\prime} B^{\prime} D^{\prime}+B^{\prime} C D^{\prime}+A^{\prime} C D+A^{\prime} B D$ $F(A, B, C, D, E)=A^{\prime} B^{\prime} D^{\prime}+B^{\prime} D^{\prime} E^{\prime}+B^{\prime} C D^{\prime}+A^{\prime} C D+A^{\prime} B D$
$A^{\prime} B^{\prime} C E^{\prime}: A B^{\prime} C D E^{\prime}+A^{\prime} B^{\prime} C D^{\prime} E^{\prime}$
$B^{\prime} C^{\prime} D^{\prime} E^{\prime}: A B^{\prime} C^{\prime} D^{\prime} E^{\prime}+A^{\prime} B^{\prime} C^{\prime} D^{\prime} E^{\prime}$
$A^{\prime} B^{\prime} D^{\prime}: \quad A^{\prime} B^{\prime} C D^{\prime} E+A^{\prime} B^{\prime} C D^{\prime} E^{\prime}+A^{\prime} B^{\prime} C^{\prime} D^{\prime} E+A^{\prime} B^{\prime} C^{\prime} D^{\prime} E^{\prime}$
$B^{\prime} C D^{\prime}: \quad A B^{\prime} C D^{\prime} E+A B^{\prime} C D^{\prime} E^{\prime}+A^{\prime} B^{\prime} C D^{\prime} E+A^{\prime} B^{\prime} C D^{\prime} E^{\prime}$
$A^{\prime} C D: \quad A^{\prime} B C D E+A^{\prime} B C D E^{\prime}+A^{\prime} B^{\prime} C D E+A^{\prime} B^{\prime} C D E^{\prime}$
$A^{\prime} B D: \quad A^{\prime} B C D E+A^{\prime} B C D E^{\prime}+A^{\prime} B C^{\prime} D E+A^{\prime} B^{\prime} D E^{\prime}$

(a)

$F=\Sigma(0,1,2,5,8,10,13)$
$F=x^{\prime} z^{\prime}+w^{\prime} x^{\prime} y^{\prime}+w^{\prime} y^{\prime} z$
(b)
(c)


$F^{\prime}=y z+x z^{\prime}+x y+w x^{\prime} z$ $F=\left(y^{\prime}+z^{\prime}\right)\left(x^{\prime}+z\right)\left(x^{\prime}+y^{\prime}\right)\left(w^{\prime}+x+z^{\prime}\right)$

$$
\begin{aligned}
& \quad F=\Pi(1,3,5,7,13,15) \\
& F^{\prime}=A^{\prime} D+B B^{\prime} D \\
& F=(A+D)\left(B^{\prime}+D\right) \\
& F=C^{\prime} D^{\prime}+A B^{\prime}+C D^{\prime}
\end{aligned}
$$

(a) $F=x y+z^{\prime}=(x+z)(y+z)$
(b)


$$
F=A C^{\prime}+A D+C^{\prime} D+A B^{\prime} C
$$

(c)
(c)


$F^{\prime} A^{\prime} D^{\prime}+A^{\prime} C+B C D^{\prime}$

$$
F=(A+D)\left(A+C^{\prime}\right)\left(B^{\prime}+C^{\prime}+D\right)
$$


$F=\left(A+C^{\prime}+D^{\prime}\right)\left(A^{\prime}+B^{\prime}+D^{\prime}\right)\left(A^{\prime}+B+D^{\prime}\right)\left(A^{\prime}+B+C^{\prime}\right)$
$F^{\prime}=A^{\prime} C D+A B D+A B^{\prime} D+A B^{\prime} C$
$F=A^{\prime} C+A^{\prime} D^{\prime}+B D^{\prime}+C^{\prime} D^{\prime}$
$F^{\prime}=A D+C D+A B^{\prime} C$
$F=\left(A^{\prime}+D^{\prime}\right)\left(C+D^{\prime}\right)\left(A^{\prime}+B+C^{\prime}\right)$

## (d)



$$
\begin{aligned}
& F=A B C^{\prime}+A B^{\prime} D+B C D \\
& F=A D+A B C^{\prime}+B C D
\end{aligned}
$$

$$
\begin{aligned}
& F^{\prime}=A^{\prime} C^{\prime}+A^{\prime} B^{\prime}+C D^{\prime}+B^{\prime} C^{\prime} D^{\prime} \\
& F=(A+C)(A+B)\left(C^{\prime}+D\right)(B+C+D)
\end{aligned}
$$

3.14


SOP form (using 1s):
POS form (using 0s):

$$
\begin{aligned}
& F=B^{\prime} C^{\prime} D^{\prime}+A B^{\prime} D^{\prime}+B C^{\prime} D+A^{\prime} B D \\
& F=B^{\prime} D^{\prime}\left(A+C^{\prime}\right)+B D\left(A^{\prime}+C^{\prime}\right)
\end{aligned}
$$

$$
\begin{aligned}
& F^{\prime}=B D^{\prime}+B^{\prime} D+A^{\prime} C D^{\prime}+A C D \\
& F=\left[\left(B^{\prime}+D\right)\left(B+D^{\prime}\right)\right]\left[\left(A+C^{\prime}+D\right)\left(A^{\prime}+C^{\prime}+D^{\prime}\right)\right]
\end{aligned}
$$

Alternative POS:
$F^{\prime}=B D^{\prime}+B^{\prime} D+A^{\prime} C D^{\prime}+A^{\prime} B^{\prime} C$
$F=\left[\left(B^{\prime}+D\right)\left(B+D^{\prime}\right)\right]\left[\left(A+C^{\prime}+D\right)\left(A^{\prime}+B+C\right)\right]$
(a)


$$
\begin{aligned}
& F=1 \\
& F=\Sigma(0,1,2,3,4,5,6,7)
\end{aligned}
$$

(c)


$$
\begin{aligned}
& F=B C^{\prime}+B D+A B \\
& F=\Sigma(4,5,7,12,13,14,15)
\end{aligned}
$$

(b)


$$
\begin{aligned}
& F=B^{\prime} D^{\prime}+A B C^{\prime} D \\
& F=\Sigma(0,2,6,8,10,13,14)
\end{aligned}
$$

(d)

$F=B^{\prime} D^{\prime}+A^{\prime} B^{\prime}+A B C D$
$F=F=\Sigma(0,1,2,3,8,10,15)$
$3.16 \quad$ (a)


$$
\begin{aligned}
& F=A+A^{\prime} B^{\prime} \\
& F=\left(A^{\prime}\left(A^{\prime} B^{\prime}\right)^{\prime}\right)^{\prime}
\end{aligned}
$$


(b)


$$
\begin{aligned}
& F=B C+A B+A^{\prime} B^{\prime} C^{\prime} D \\
& F=\left((B C)^{\prime}(A B)^{\prime}\left(A^{\prime} B^{\prime} C^{\prime} D\right)^{\prime}\right)^{\prime}
\end{aligned}
$$


(c)

(d)


$$
F=A C+A B
$$

$$
F=\left((A C)^{\prime}(A B)^{\prime}\right)^{\prime}
$$



$F=A^{\prime} B^{\prime}+C^{\prime} D^{\prime}+B^{\prime} C^{\prime}$


$$
F^{\prime}=B C+A C+B D
$$

$F=(B C)^{\prime}(A C)^{\prime}(B D)^{\prime}$


$$
F=(A \oplus) B^{\prime}(C \oplus D)=\left(A B^{\prime}+A^{\prime} B\right)\left(C D^{\prime}+C^{\prime} D\right)=A B^{\prime} C D^{\prime}+A B^{\prime} C^{\prime} D+A^{\prime} B C D^{\prime}+A^{\prime} B C^{\prime} D
$$


$F=A B^{\prime} C D^{\prime}+A B^{\prime} C^{\prime} D+A^{\prime} B C D^{\prime}+A^{\prime} B C^{\prime} D$ and $F^{\prime}=A^{\prime} B^{\prime}+A B+C^{\prime} D^{\prime}+C D$
$F=\left(A^{\prime} B^{\prime}\right)^{\prime}(A B)^{\prime}\left(C^{\prime} D^{\prime}\right)^{\prime}(C D)^{\prime}=(A+B)\left(A^{\prime}+B^{\prime}\right)\left(C^{\prime}+D^{\prime}\right)(C+D)$
$F^{\prime}=\left[(A+B)\left(A^{\prime}+B^{\prime}\right)\right]^{\prime}+\left[\left(C^{\prime}+D^{\prime}\right)(C+D)\right]^{\prime}$
$F=\left(\left[(A+B)\left(A^{\prime}+B^{\prime}\right)\right]^{\prime}+\left[\left(C^{\prime}+D^{\prime}\right)(C+D)\right]^{\prime}\right)^{\prime}$
$F=\left(\left[(A+B)^{\prime}+\left(A^{\prime}+B^{\prime}\right)^{\prime}\right]+\left[\left(C^{\prime}+D^{\prime}\right)^{\prime}+(C+D)^{\prime}\right]\right)^{\prime}$
(a) $F=\left(w+z^{\prime}\right)\left(x^{\prime}+z^{\prime}\right)\left(w^{\prime}+x^{\prime}+y^{\prime}\right)$


$$
\begin{aligned}
& F=y^{\prime} z^{\prime}+w x^{\prime}+w^{\prime} z^{\prime} \\
& F=\left[(y+z)^{\prime}+\left(w^{\prime}+x\right)^{\prime}+(w+z)^{\prime}\right] \\
& F^{\prime}=\left[(y+z)^{\prime}+\left(w^{\prime}+x\right)^{\prime}+(w+z)^{\prime}\right]^{\prime}
\end{aligned}
$$

(b)


$F=\Sigma(1,2,13,14)$
$F^{\prime}=w^{\prime} x+w x^{\prime}+y^{\prime} z^{\prime}+y z=\left[\left(w+x^{\prime}\right)\left(w^{\prime}+x\right)(y+z)\left(y^{\prime}+z^{\prime}\right)\right]^{\prime}$
$F=\left(w+x^{\prime}\right)^{\prime}+\left(w^{\prime}+x\right)^{\prime}+(y+z)^{\prime}+\left(y^{\prime}+z^{\prime}\right)$
(c) $F=\left[(x+y)\left(x^{\prime}+z\right)\right]^{\prime}=(x+y)^{\prime}+\left(x^{\prime}+z\right)^{\prime}$ $F^{\prime}=\left[(x+y)^{\prime}+\left(x^{\prime}+z\right)^{\prime}\right]^{\prime}$


Multi-level NOR:
$F=\left(A B^{\prime}+C D^{\prime}\right) E+B C(A+B)$
$F^{\prime}=\left[\left(A B^{\prime}+C D^{\prime}\right) E+B C(A+B)\right]^{\prime}$
$F^{\prime}=\left[\left[\left(A B^{\prime}+C D^{\prime}\right)^{\prime}+E^{\prime}\right]^{\prime}+\left[(B C)^{\prime}+(A+B)^{\prime}\right]^{\prime}\right]^{\prime}$
$F^{\prime}=\left[\left[\left(\left(A^{\prime}+B\right)^{\prime}+\left(C^{\prime}+D\right)^{\prime}\right)^{\prime}+E^{\prime}\right]^{\prime}+\left[\left(B^{\prime}+C^{\prime}\right)^{\prime}+(A+B)^{\prime}\right]^{\prime}\right]^{\prime}$


Multi-level NAND:
$F=\left(A B^{\prime}+C D^{\prime}\right) E+B C(A+B)$
$F^{\prime}=\left[\left(A B^{\prime}+C D^{\prime}\right) E\right]^{\prime}[B C(A+B)]^{\prime}$
$F^{\prime}=\left[\left(\left(A B^{\prime}\right)^{\prime}\left(C D^{\prime}\right)^{\prime}\right)^{\prime} E\right]^{\prime}\left[B C\left(A^{\prime} B^{\prime}\right)^{\prime}\right]^{\prime}$

3.21
$F=w(x+y+z)+x y z$
$\left.F^{\prime}=[w(x+y+z)]^{\prime}[x y z]^{\prime}=\left[w\left(x^{\prime} y^{\prime} z^{\prime}\right)^{\prime}\right)\right]^{\prime}(x y z)^{\prime}$


$F=A C^{\prime}+A^{\prime} D^{\prime}+B^{\prime} C D^{\prime}$
$F^{\prime}=D+A B C$
$\left.F=[D+A B C]^{\prime}=\left[D+\left(A^{\prime}+B^{\prime}+C^{\prime}\right]^{\prime}\right)\right]^{\prime}$

(a) $F=C^{\prime} D^{\prime}+A B^{\prime}+A D^{\prime}$
$F^{\prime}=\left(C^{\prime} D^{\prime}\right)^{\prime}\left(A B^{\prime}\right)^{\prime}\left(A D^{\prime}\right)^{\prime}$
AND-NAND:

(b) $F^{\prime}=\left[C^{\prime} D^{\prime}+A B^{\prime}+A D^{\prime}\right]^{\prime}$

AND-NOR:

(c) $F=C^{\prime} D^{\prime}+A B^{\prime}+A D^{\prime}=(C+D)^{\prime}+\left(A^{\prime}+B\right)^{\prime}+\left(A^{\prime}+D\right)^{\prime}$
$F^{\prime}=\left(C^{\prime} D^{\prime}\right)^{\prime}\left(A B^{\prime}\right)^{\prime}\left(A D^{\prime}\right)^{\prime}=(C+D)\left(A^{\prime}+B\right)\left(A^{\prime}+D\right)$
$F=\left[(C+D)\left(A^{\prime}+B\right)\left(A^{\prime}+D\right)\right]^{\prime}$
OR-NAND:

(d) $F=C^{\prime} D^{\prime}+A B^{\prime}+A D^{\prime}=(C+D)^{\prime}+\left(A^{\prime}+B\right)^{\prime}+\left(A^{\prime}+D\right)^{\prime}$ NOR-OR:


AND-AND $\rightarrow$ AND

OR-OR $\rightarrow$ OR


The degenerate forms use 2-input gates to implement the functionality of 4-input gates.

(a) 3-bit odd parity generator

$$
g=\left(a+b+c^{\prime}+d^{\prime}\right)\left(b^{\prime}+c^{\prime}+d\right)\left(a^{\prime}+c+d^{\prime}\right)
$$

$$
g^{\prime}=a^{\prime} b^{\prime} c d+b c d^{\prime}+a c^{\prime} d
$$


$f g=a c^{\prime} d+a b c^{\prime} d+b^{\prime} c d^{\prime}$

$$
x \oplus y=x^{\prime} y+x y^{\prime} ; \text { Dual }=\left(x^{\prime}+y\right)\left(x+y^{\prime}\right)=(x \oplus y)^{\prime}
$$


(b) 4-bit odd parity generator
$D=A \oplus B \oplus C$
$E=A^{\prime} B C+A B^{\prime} C=(A \oplus B) C$
$F=A B C^{\prime}+\left(A^{\prime}+B^{\prime}\right) C=A B C^{\prime}+(A B)^{\prime} C=(A B) \oplus C$
$G=A B C$

$F=A B^{\prime} C D^{\prime}+A^{\prime} B C D^{\prime}+A B^{\prime} C^{\prime} D+A^{\prime} B C^{\prime} D$
$F=(A \oplus B) C D^{\prime}+(A \oplus B) C^{\prime} D=(A \oplus B)(C \oplus D)$


Note: It is assumed that a complemented input is generated by another circuit that is not part of the circuit that is to be described.
(a) module Fig_3_22a_gates (F, A, B, C, C_bar, D);
output F;
input $A, B, C, C \_b a r, ~ D ;$
wire $\quad w 1, w 2, w \overline{3}, w 4$;
and (w1, C, D);
or (w2, w1, B);
and (w3, w2, A);
and (w4, B, C_bar);
or (F, w3, w4);
endmodule
(b) module Fig_3_22b_gates (F, A, B, C, C_bar, D);
output F;
input A, B, C, C_bar, D;
wire $\quad$ w1, w2, w3, w4;
not (w1_bar, w1);
not (B_bar, B);
not (w3_bar, w3);
not (w4_bar, w4);
nand (w1, C, D);
or (w2, w1_bar, B_bar);
nand (w3, w2, A);
nand (w4, B, C_bar);
or (F, w3_bar, w4_bar);
endmodule
(c) module Fig_3_23a_gates (F, A, A_bar, B, B_bar, C, D_bar);
output F;
input A, A_bar, B, B_bar, C, D_bar;
wire $\quad w 1, w 2, w 3, w 4$;
and (w1, A, B_bar);
and (w2, A_bar, B);
or (w3, w1, w2);
or (w4, C, D_bar);
or (F, w3, w4);
endmodule
(d) module Fig_3_23b_gates (F, A, A_bar, B, B_bar, C_bar, D);
output F;
input A, A_bar, B, B_bar, C_bar, D;
wire $\quad \mathrm{w} 1, \mathrm{w} 2, \mathrm{w} 3, \mathrm{w} 4$;
nand (w1, A, B_bar);
nand (w2, A_bar, B);
not (w1_bar, w1);
not (w2_bar, w2);
or (w3, w1_bar, w2_bar);
or (w4, C, D_bar);
not (w5, C_bar);
not (w6, D);
nand (F_bar, w5, w6);
not (F, F_bar);
endmodule
(e) module Fig_3_26_gates (F, A, B, C, D, E_bar);
output F;
input A, B, C, D, E_bar;
wire w1, w2, w1_bar, w2_bar, w3_bar;
not (w1_bar, w1);
not (w2_bar, w2);
not (w3_bar, E_bar);
nor (w1, A, B);
nor (w2, C, D);
nand (F, w1_bar, w2_bar, w3_bar);
endmodule
(f) module Fig_3_27_gates (F, A, A_bar, B, B_bar, C, D_bar);
output F;
input A, A_bar, B, B_bar, C, D_bar
wire w1, w2, w3, w4, w5, w6, w7, w8, w7_bar, w8_bar;
not (w1, A_bar);
not (w2, B_bar);
not (w3, A);
not (w4, B_bar);
not (w7_bar, w7);
not (w8_bar, w8);
and (w5 w1, w2);
and (w6, w3, w4);
nor (w7, w5, w6);
nor (w8, C, D_bar);
and (F, w7_bar, w8_bar);
endmodule

Note: It is assumed that a complemented input is generated by another circuit that is not part of the circuit that is to be described.
(a) module Fig_3_22a_CA (F, A, B, C, C_bar, D);
output F;
input A, B, C, C_bar, D;
wire $\quad$ w1, w2, w3, w4;
assign $w 1=C \& D ;$
assign $\mathrm{w} 2=\mathrm{w} 1 \mid \mathrm{B}$;
assign $\mathrm{w} 3=\mathrm{w} 2$ \& $A$ );
assign $\mathrm{w} 4=\mathrm{B} \& \mathrm{C}_{1}$ bar);
assign $F=w 3 \mid w 4)$;
endmodule
(b) module Fig_3_22b_CA (F, A, B, C, C_bar, D);
output $F$;
input A, B, C, C_bar, D;
wire $\quad$ w1, w2, w3, w4;
assign w1_bar $=\sim \mathrm{w} 1$;
assign B_bar $=\sim$ B;
assign w3_bar $=\sim$ w3;
assign w4_bar $=\sim w 4$;
assign $w 1=\sim(C \& D)$;
assign w2 = w1_bar|B_bar;
assign $\mathrm{w} 3=\sim(\mathrm{w} 2 \& A)$;
assign $\mathrm{w} 4=\sim\left(\mathrm{B} \& \mathrm{C}_{-}\right.$bar);
assign $F=$ w3_bar | w4_bar;
endmodule
(c) module Fig_3_23a_CA (F, A, A_bar, B, B_bar, C, D_bar);
output $F$;
input A, A_bar, B, B_bar, C, D_bar;
wire $\quad \mathrm{w} 1, \mathrm{w} 2, \mathrm{w} 3, \mathrm{w} 4$;
assign $w 1=A \& B \_b a r ;$
assign w2 $=A \_b a r \& B$;
assign $\mathrm{w} 3=\mathrm{w} 1 \mid \mathrm{w} 2)$;
assign w4 $=C \mid$ D_bar;
assign $F=w 3 \mid w 4$;
endmodule
(d) module Fig_3_23b_CA (F, A, A_bar, B, B_bar, C_bar, D);
output F;
input A, A_bar, B, B_bar, C_bar, D;
wire $\quad \mathrm{w} 1, \mathrm{w} 2, \mathrm{w} 3, \mathrm{w} 4$;
assign $w 1=\sim\left(A \& B \_b a r\right) ;$
assign $\mathrm{w} 2=\sim\left(A \_b a r \& B\right)$;
assign w1_bar = $\sim$ w1;
assign w2_bar = ~w2;
assign w3 = w1_bar|w2_bar;
assign w4, C|D_bar;
assign w5 $=\sim$ C_bar;
assign $w 6=\sim D$;
assign F_bar $=\sim(w 5 \& w 6) ;$
assign $F=\sim F$ bar;
endmodule
(e) module Fig_3_26_CA (F, A, B, C, D, E_bar);
output F;
input A, B, C, D, E_bar;
wire w1, w2, w1_bar, w2_bar, w3_bar;
not w1_bar $=\sim w 1$;
not $\quad$ w2_bar $=\sim w 2$;
not $\quad$ w3_bar $=\sim E \_b a r$;
nor $\quad w 1=(A \mid B$;
nor $\quad w 2=(C \mid D ;$
nand $\quad F=\sim($ w1_bar \& w2_bar \& w3_bar);
endmodule
(f) module Fig_3_27_CA (F, A, A_bar, B, B_bar, C, D_bar);
output $F$;
input A, A_bar, B, B_bar, C, D_bar
wire $\quad$ w1, w2, w3, w4, w5, w6, w7, w8, w7_bar, w8_bar;
not $\quad \mathrm{w} 1=\sim \mathrm{A} \_$bar;
not $\quad w 2=\sim B \_$bar;
not $\quad w 3=\sim A$;
not $\quad \mathrm{w} 4=\sim \mathrm{B}$ _bar;
not $\quad$ 77_bar $=\sim w 7$;
not w8_bar $=\sim$ w8;
assign $w 5=w 1 \& w 2 ;$
assign $w 6=w 3$ \& w4;
assign $\mathrm{w} 7=\sim(\mathrm{w} 5 \mid \mathrm{w} 6)$;
assign w8 $=\sim\left(\mathrm{C} \mid \mathrm{D} \_\right.$bar);
assign F = w7_bar \& w8_bar;
endmodule
(a)


Initially, with $x y=00, w 1=\mathrm{w} 2=1, w 3=w 4=0$ and $F=0 . w 1$ should change to 04 ns after $x y$ changes to $01 . w 4$ should change to 18 ns after xy changes to $01 . F$ should change from 0 to 110 ns after $w 4$ changes from 0 to 1 , i.e., 18 ns after $x y$ changes from 00 to 01 .
(b)
`timescale $1 \mathrm{~ns} / 1 \mathrm{ps}$
module Prob_3_33 (output F, input x, y);
wire w1, w2, w3, w4;
and \#8 (w3, x, w1);
not \#4 (w1, x);
and \#8 (w4, y, w1);
not \#4 (w2, y);
or \#10 (F, w3, w4);
endmodule
module t_Prob_3_33 ();
reg $x, y$;
wire F;

```
Prob_3_33 M0 (F, x, y);
initial #200 $finish;
initial fork
    x = 0;
    y=0;
    #20 y = 1;
join
endmodule
```

(c) To simulate the circuit, it is assumed that the inputs $\mathrm{xy}=00$ have been applied sufficiently long for the circuit to be stable before $\mathrm{xy}=01$ is applied. The testbench sets $\mathrm{xy}=00$ at $\mathrm{t}=0 \mathrm{~ns}$, and $\mathrm{xy}=1$ at $\mathrm{t}=$ 10 ns . The simulator assumes that $\mathrm{xy}=00$ has been applied long enough for the circuit to be in a stable state at $\mathrm{t}=0 \mathrm{~ns}$, and shows $\mathrm{F}=0$ as the value of the output at $\mathrm{t}=0$. The waveforms show the response to $\mathrm{xy}=01$ applied at $\mathrm{t}=10 \mathrm{~ns}$.


```
    module Prob_3_34 (Out_1, Out_2, Out_3, A, B, C, D);
    output Out_1, Out_2, Out_3;
    input \(A, B, C, D\);
    wire A_bar, B_bar, C_bar, D_bar;
    assign A_bar \(=\bar{\sim}\) A;
    assign B_Bar \(=\sim \mathrm{B}\);
    assign C_bar \(=\sim\) C;
    assign D_bar \(=\sim\) D;
    assign Oūt_1 \(=\sim\left((C \mid B) \&\left(A \_b a r \mid D\right) \& B\right)\);
    assign Out_2 = ((C * B_bar) | (A \& B \& C) | (C_bar \& B) ) \& (A | D_bar);
    assign Out_3 \(=C\) \& ( \((A \& D) \mid B) \mid\left(C \& A \_\right.\)bar \() ;\)
    endmodule
```

| module Exmpl-3(A, B, C, D, F) | $/ /$ Line 1 |
| :--- | ---: |
| inputs A, B, C, Output D, F, | $/ /$ Line 2 |
| output B | Line 3 |
| and g1(A, B, B); | $/ /$ Line 4 |
| not (D, B, A), | $/ /$ Line 5 |
| OR (F, B; C); | Line 6 |

endofmodule;
// Line 7

Line 1: Dash not allowed, use underscore: Exmpl_3. Terminate line with semicolon (;).
Line 2: inputs should be input (no s at the end). Change last comma (,) to semicolon (;). Output is declared but does not appear in the port list, and should be followed by a comma if it is intended to be in the list of inputs. If Output is a mispelling of output and is to declare output ports, C should be followed by a semicolon (;) and $F$ should be followed by a semicolon (;).

Line 3: B cannot be declared as input (Line 2) and output (Line 3). Terminate the line with a semicolon
(;).
Line 4: A cannot be an output of the primitive if it is an input to the module
Line 5: Too many entries for the not gate (only two allowed).
Line 6: OR must be in lowercase: change to "or".
Line 7: endmodule is mispelled. Remove semicolon (no semicolon after endmodule).
(a)

(b)

(c)

3.37
3.38
module t_Circuit_with_UDP_02467;
wire $\mathrm{E}, \mathrm{F}$;
reg $A, B, C, D$;
Circuit_with_UDP_02467 m0 (E, F, A, B, C, D);
initial \#100 \$finish;
initial fork
$\mathrm{A}=0 ; \mathrm{B}=0 ; \mathrm{C}=0 ; \mathrm{D}=0$;
\#40 A = 1;
\#20 B = 1;
\#40 B = 0;
\#60 B = 1;
\#10 C = 1; \#20 C = 0; \#30 C = 1; \#40 C = 0; \#50 C = 1; \#60 C = 0; \#70 C = 1;
\#20 D = 1;
join
endmodule
// Verilog model: User-defined Primitive
primitive UDP_02467 (D, A, B, C);
output D;
input $A, B, C$;
$/ /$ Truth table for $\mathrm{D}=\mathrm{f}(\mathrm{A}, \mathrm{B}, \mathrm{C})=\Sigma(0,2,4,6,7)$;

## table

```
// A B C : D // Column header comment
    0 0 0 : 1;
    0 0 1 : 0;
    0 1 0 : 1;
    0}1011:0
    1 0 0 : 1;
    1 0 1 : 0;
    1 1 0 : 1;
    1 1 1 : 1;
    endtable
endprimitive
// Verilog model: Circuit instantiation of Circuit_UDP_02467
module Circuit_with_UDP_02467 (e, f, a, b, c, d);
    output e,f;
    input a,b,c,d;
    UDP_02467 M0 (e, a, b, c);
    and (f,e,d); //Option gate instance name omitted
endmodule
```

Name

## CHAPTER 4

4.1 (a) $T_{1}=B^{\prime} C, T_{2}=A^{\prime} B, T_{3}=A+T_{1}=A+B^{\prime} C$,
$T_{4}=D \oplus T_{2}=D \oplus\left(A^{\prime} B\right)=A^{\prime} B D^{\prime}+D\left(A+B^{\prime}\right)=A^{\prime} B D^{\prime}+A D+B^{\prime} D$
$F_{1}=T_{3}+T_{4}=A+B^{\prime} C+A^{\prime} B D^{\prime}+A D+B^{\prime} D$
With $A+A D=A$ and $A+A^{\prime} B D^{\prime}=A+B D^{\prime}$ :
$F_{1}=A+B^{\prime} C+B D^{\prime}+B^{\prime} D$
Alternative cover: $F_{1}=A+C D^{\prime}+B D^{\prime}+B^{\prime} D$
$F_{2}=T_{2}+D=A^{\prime} B+D$

| $A B C D$ | $T_{1}$ | $T_{2}$ | $T_{3}$ | $T_{4}$ | $F_{1} F_{2}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0000 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0001 | 0 | 0 | 0 | 1 | 1 | 1 |
| 0010 | 1 | 0 | 1 | 0 | 1 | 0 |
| 0011 | 1 | 0 | 1 | 1 | 1 | 1 |
| 0100 | 0 | 1 | 0 | 1 | 1 | 1 |
| 0101 | 0 | 1 | 0 | 0 | 0 | 1 |
| 0110 | 0 | 1 | 0 | 1 | 1 | 1 |
| 0111 | 0 | 1 | 0 | 0 | 0 | 1 |
|  |  |  |  |  |  |  |
| 1000 | 0 | 0 | 1 | 0 | 1 | 0 |
| 1001 | 0 | 0 | 1 | 1 | 1 | 1 |
| 1010 | 1 | 0 | 1 | 0 | 1 | 0 |
| 1011 | 1 | 0 | 1 | 1 | 1 | 1 |
| 1100 | 0 | 0 | 1 | 0 | 1 | 0 |
| 1101 | 0 | 0 | 1 | 1 | 1 | 1 |
| 1110 | 0 | 0 | 1 | 0 | 1 | 0 |
| 1111 | 0 | 0 | 1 | 1 | 1 | 1 |



$$
F_{1}=A+B^{\prime} C+B^{\prime} D+B D^{\prime}
$$


$F_{2}=A^{\prime} B+D$

$F_{1}=A+C D^{\prime}+B^{\prime} D+B D^{\prime}$
4.2

$4.3 \quad$ (a) $Y_{i}=\left(A_{i} S^{\prime}+B_{i} S\right) E^{\prime}$ for $i=0,1,2,3$
(b) 1024 rows and 14 columns
4.4
(a)

| $x y z$ | $F$ |
| :---: | :---: |
| 000 | 1 |
| 001 | 1 |
| 010 | 1 |
| 011 | 0 |
| 100 | 0 |
| 101 | 0 |
| 110 | 0 |
| 111 | 0 |


(b)

4.5

| $x y z$ | $A B C$ |
| :---: | :---: |
| 000 | 010 |
| 001 | 011 |
| 010 | 100 |
| 011 | 101 |
| 100 | 001 |
| 101 | 010 |
| 110 | 011 |
| 111 | 100 |


4.6

| $x y z$ | $F$ |
| :---: | :---: |
| 000 | 0 |
| 001 | 0 |
| 010 | 0 |
| 011 | 1 |
| 100 | 0 |
| 101 | 1 |
| 110 | 1 |
| 111 | 1 |


module Prob_4_6 (output F, input $x, y, z$ );
assign $F=(x \& z)|(y \& z)|(x \& y)$;
endmodule
$4.7 \quad$ (a)

| $A B C D$ | $w x y z$ |
| :---: | :---: |
| 0000 | 0000 |
| 0001 | 0001 |
| 0011 | 0010 |
| 0010 | 0011 |
| 0110 | 0100 |
| 0111 | 0101 |
| 0101 | 0110 |
| 0100 | 0111 |
|  |  |
| 1100 | 1000 |
| 1101 | 1001 |
| 1111 | 1010 |
| 1110 | 1011 |
| 1010 | 1100 |
| 1011 | 1101 |
| 1001 | 1110 |
| 1000 | 1111 |


$y=A^{\prime} B^{\prime} C A^{\prime} B C^{\prime}+A B C+A B^{\prime} C^{\prime}$
$=A^{\prime}(A \oplus B)+A(B \oplus C)^{\prime}$
$=A \oplus B \oplus C$
$=X \oplus C$


$z=A \oplus B \oplus C \oplus D$
$=y \oplus D$
(b)
module Prob_4_7(output w, x, y, z, input A, B, C, D);
always @ ( $\bar{A}, \bar{B}, C, D$ ) case (\{A, B, C, D\})

4'b0000: $\{\mathrm{w}, \mathrm{x}, \mathrm{y}, \mathrm{z}\}=4$ ' $^{\prime} \mathrm{b} 0000$;


Alternative model:

```
module Prob_4_7(output w, x, y, z, input A, B, C, D);
    assign w = A;
    assign x = A ^B);
    assign y = x^^;
    assign z = y^D;
endmodule
```

4.8


## Alternative model:

```
module Prob_4_8(output \(\mathrm{w}, \mathrm{x}, \mathrm{y}, \mathrm{z}\), input \(\mathrm{A}, \mathrm{B}, \mathrm{C}, \mathrm{D}\) );
    assign \(w=(A \& B) \mid(A \&(\sim C)) \&(\sim D)\);
    assign \(x=((\sim B) \& C)|((\sim B) \& D)|(B \&(\sim C)) \&(\sim D) ;\)
    assign \(y=C^{\wedge} D\);
    assign \(z=D\);
    endmodule
```

4.9

| $A B C D$ | $a$ | $b$ | $c$ | $d$ | $e$ | $f$ | $g$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0000 | 1 | 1 | 1 | 1 | 1 | 1 | 0 |
| 0001 | 0 | 1 | 1 | 0 | 0 | 0 | 0 |
| 0010 | 1 | 1 | 0 | 1 | 1 | 0 | 1 |
| 0011 | 1 | 1 | 1 | 1 | 0 | 0 | 1 |
| 0100 | 0 | 1 | 1 | 0 | 0 | 1 | 1 |
| 0101 | 1 | 0 | 1 | 1 | 0 | 1 | 1 |
| 0110 | 1 | 0 | 1 | 1 | 1 | 1 | 1 |
| 0111 | 1 | 1 | 1 | 0 | 0 | 0 | 0 |
| 1000 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 1001 | 1 | 1 | 1 | 1 | 0 | 1 | 1 |



$$
a=A^{\prime} C+A^{\prime} B D+B^{\prime} C^{\prime} D^{\prime}+A B^{\prime} C^{\prime}
$$

$$
b=A^{\prime} B^{\prime}+A^{\prime} C^{\prime} D^{\prime}+A^{\prime} C D+A B^{\prime} C^{\prime}
$$



$$
c=A^{\prime} B+A^{\prime} D+B^{\prime} C^{\prime} D^{\prime}+A B^{\prime} C^{\prime} \quad d=A^{\prime} C D^{\prime}+A^{\prime} B^{\prime} C+B^{\prime} C^{\prime} D^{\prime}+A B^{\prime} C^{\prime}+A^{\prime} B C^{\prime} D
$$



| ABCD | wxyz |
| :---: | :---: |
| 0000 | 0000 |
| 0001 | 1111 |
| 0010 | 1110 |
| 0011 | 1101 |
| 0100 | 1100 |
| 0101 | 1011 |
| 0110 | 1001 |
| 0111 | 1000 |
|  |  |
| 1000 | 1000 |
| 1001 | 0111 |
| 1010 | 0110 |
| 1011 | 0101 |
| 1100 | 0100 |
| 1101 | 0011 |
| 1110 | 0010 |
| 1111 | 0001 |

$$
w=A^{\prime}(B+C+D)+A B^{\prime} C^{\prime} D^{\prime}
$$



$$
x=B^{\prime}(C+D)+C B^{\prime} D^{\prime}
$$

$$
=B \oplus(C+D)
$$



$$
y=C D^{\prime}+C^{\prime} D=C \oplus D
$$


$z=D$

For a 5-bit 2's complementer with input E and output v:

$$
\mathrm{v}=\mathrm{E} \oplus(\mathrm{~A}+\mathrm{B}+\mathrm{C}+\mathrm{D})
$$

### 4.11 <br> (a)



Note: 5-bit output
(b)


Note: To decrement the 4-bit number, add -1 to the number. In 2's complement format ( add $\mathrm{F}_{\mathrm{h}}$ ) to the number. An attempt to decrement 0 will assert the borrow bit. For waveforms, see solution to Problem 4.52.
4.12
4.13
4.14

| $x$ | $y$ | $B$ | $D$ |  |
| :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 |  |
| 0 | 1 | 1 | 1 |  |
| 1 | 0 | 0 | 1 | $B=x^{\prime} y+x y^{\prime} y$ |
| 1 | 1 | 0 | 0 |  |

(b)

| $x y B_{\text {in }}$ | $B$ D |  |
| :---: | :---: | :---: |
| 000 | 00 | Dif |
| 001 | 11 | $B_{\text {out }}=x^{\prime} y+x^{\prime} z+y z$ |
| 010 | 11 |  |
| 011 | 10 |  |
| 100 | 01 |  |
| 101 | 00 |  |
| 110 | 00 |  |
| 11 | 11 |  |

01
(b) $0001 \quad 1 \quad 1$
(c) $0100 \quad 1 \quad 0$
(d) $1011 \quad 0 \quad 1$
(e) 111100
xor AND OR XOR
$10+5+5+10=30 \mathrm{~ns}$

$$
\begin{aligned}
\mathrm{C}_{4} & =\mathrm{G}_{3}+\mathrm{P}_{3} \mathrm{C}_{3}=\mathrm{G}_{3}+\mathrm{P}_{3}\left(\mathrm{G}_{2}+\mathrm{P}_{2} \mathrm{G}_{1}+\mathrm{P}_{2} \mathrm{P}_{1} \mathrm{G}_{0}+\mathrm{P}_{2} \mathrm{P}_{1} \mathrm{P}_{0} \mathrm{C}_{0}\right) \\
& =\mathrm{G}_{3}+\mathrm{P}_{3} \mathrm{G}_{2}+\mathrm{P}_{3} \mathrm{P}_{2} \mathrm{G}_{1}+\mathrm{P}_{3} \mathrm{P}_{2} \mathrm{P}_{1} \mathrm{G}_{0}+\mathrm{P}_{3} \mathrm{P}_{2} \mathrm{P}_{1} \mathrm{P}_{0} \mathrm{C}_{0}
\end{aligned}
$$

(a)

$$
\begin{aligned}
\left(\mathrm{C}^{\prime} \mathrm{G}_{\mathrm{i}}^{\prime}+\mathrm{p}_{\mathrm{i}}^{\prime}\right)^{\prime} & =\left(\mathrm{C}_{\mathrm{i}}+\mathrm{G}_{\mathrm{i}}\right) \mathrm{P}_{\mathrm{i}}=\mathrm{G}_{\mathrm{i}} \mathrm{P}_{\mathrm{i}}+\mathrm{P}_{\mathrm{i}} \mathrm{C}_{\mathrm{i}} \\
& \left.=\mathrm{A}_{\mathrm{i}} \mathrm{~B}_{\mathrm{i}} \mathrm{~A}_{\mathrm{i}}+\mathrm{B}_{\mathrm{i}}\right)+\mathrm{P}_{\mathrm{i}} \mathrm{C}_{\mathrm{i}} \\
& =\mathrm{A}_{\mathrm{i}} \mathrm{~B}_{\mathrm{i}}+\mathrm{P}_{\mathrm{i}} \mathrm{C}_{\mathrm{i}}=\mathrm{G}_{\mathrm{i}}+\mathrm{P}_{\mathrm{i}} \mathrm{C}_{\mathrm{i}} \\
& =\mathrm{A}_{\mathrm{A}_{\mathrm{i}} \mathrm{~B}_{\mathrm{i}}+\left(\mathrm{A}_{\mathrm{i}}+\mathrm{B}_{\mathrm{i}}\right) \mathrm{C}_{\mathrm{i}}=\mathrm{A}_{\mathrm{i}} \mathrm{~B}_{\mathrm{i}}+\mathrm{A}_{\mathrm{i}} \mathrm{C}_{\mathrm{i}}+\mathrm{B}_{\mathrm{i}} \mathrm{C}_{\mathrm{i}}=\mathrm{C}_{\mathrm{i}+1}} \\
\left(\mathrm{P}_{\mathrm{i}} \mathrm{G}_{\mathrm{i}}^{\prime}\right) \oplus \mathrm{C}_{\mathrm{i}} & =\left(\mathrm{A}_{\mathrm{i}}+\mathrm{B}_{\mathrm{i}}\right)\left(\mathrm{A}_{\mathrm{i}} \mathrm{~B}_{\mathrm{i}}\right)^{\prime} \oplus \mathrm{C}_{\mathrm{i}}=\left(\mathrm{A}_{\mathrm{i}}+{\mathrm{Bi})\left(\mathrm{A}_{\mathrm{i}}^{\prime}+\mathrm{B}_{\mathrm{i}}^{\prime}\right) \oplus \mathrm{C}_{\mathrm{i}}}\right. \\
& =\left(\mathrm{A}_{\mathrm{i}}^{\prime} \mathrm{B}_{\mathrm{i}}+\mathrm{A}_{\mathrm{i}} \mathrm{~B}_{\mathrm{i}}^{\prime}\right) \oplus \mathrm{C}_{\mathrm{i}}=\mathrm{A}_{\mathrm{i}} \oplus \mathrm{~B}_{\mathrm{i}} \oplus \mathrm{C}_{\mathrm{i}}=\mathrm{S}_{\mathrm{i}}
\end{aligned}
$$

(b)

Output of NOR gate $=\left(\mathrm{A}_{0}+\mathrm{B}_{0}\right)^{\prime}=\mathrm{P}_{0}^{\prime}$
Output of NAND gate $=\left(\mathrm{A}_{0} \mathrm{~B}_{0}\right)^{\prime}=\mathrm{G}_{0}^{\prime}$
$\mathrm{S}_{1}=\left(\mathrm{P}_{0} \mathrm{G}_{0}^{\prime}\right) \oplus \mathrm{C}_{0}$
$\mathrm{C}_{1}=\left(\mathrm{C}_{0}^{\prime} \mathrm{G}_{0}^{\prime}+\mathrm{P}_{0}^{\prime}\right)^{\prime} \quad$ as defined in part (a)

## (a)

$\left(\mathrm{C}_{\mathrm{i}}^{\prime} \mathrm{G}_{\mathrm{i}}^{\prime}+\mathrm{P}_{\mathrm{i}}^{\prime}\right)^{\prime}=\left(\mathrm{C}_{\mathrm{i}}+\mathrm{G}_{\mathrm{i}}\right) \mathrm{P}_{\mathrm{i}}=\mathrm{G}_{\mathrm{i}} \mathrm{P}_{\mathrm{i}}+\mathrm{P}_{\mathrm{i}} \mathrm{C}_{\mathrm{i}}=\mathrm{A}_{\mathrm{i}} \mathrm{B}_{\mathrm{i}}\left(\mathrm{A}_{\mathrm{i}}+\mathrm{B}_{\mathrm{i}}\right)+\mathrm{P}_{\mathrm{i}} \mathrm{C}_{\mathrm{i}}$
$=A_{i} B_{i}+P_{i} C_{i}=G_{i}+P_{i} C_{i}$

$$
=\mathrm{A}_{\mathrm{i}} \mathrm{~B}_{\mathrm{i}}+\left(\mathrm{A}_{\mathrm{i}}+\mathrm{B}_{\mathrm{i}}\right) \mathrm{C}_{\mathrm{i}}=\mathrm{A}_{\mathrm{i}} \mathrm{~B}_{\mathrm{i}}+\mathrm{A}_{\mathrm{i}} \mathrm{C}_{\mathrm{i}}+\mathrm{B}_{\mathrm{i}} \mathrm{C}_{\mathrm{i}}=\mathrm{C}_{\mathrm{i}+1}
$$

$\left(\mathrm{P}_{\mathrm{i}} \mathrm{G}_{\mathrm{i}}^{\prime}\right) \oplus \mathrm{C}_{\mathrm{i}}=\left(\mathrm{A}_{\mathrm{i}}+\mathrm{B}_{\mathrm{i}}\right)\left(\mathrm{A}_{\mathrm{i}} \mathrm{B}_{\mathrm{i}}\right)^{\prime} \oplus \mathrm{C}_{\mathrm{i}}=\left(\mathrm{A}_{\mathrm{i}}+\mathrm{B}_{\mathrm{i}}\right)\left(\mathrm{A}_{\mathrm{i}}^{\prime}+\mathrm{B}_{\mathrm{i}}^{\prime}\right) \oplus \mathrm{C}_{\mathrm{i}}$

$$
=\left(\mathrm{A}_{\mathrm{i}}^{\prime} \mathrm{B}_{\mathrm{i}}+\mathrm{A}_{\mathrm{i}} \mathrm{~B}_{\mathrm{i}}^{\prime}\right) \oplus \mathrm{C}_{\mathrm{i}}=\mathrm{A}_{\mathrm{i}} \oplus \mathrm{~B}_{\mathrm{i}} \oplus \mathrm{C}_{\mathrm{i}}=\mathrm{S}_{\mathrm{i}}
$$

(b)

Output of NOR gate $=\left(\mathrm{A}_{0}+\mathrm{B}_{0}\right)^{\prime}=\mathrm{P}_{0}^{\prime}$
Output of NAND gate $=\left(\mathrm{A}_{0} \mathrm{~B}_{0}\right)^{\prime}=\mathrm{G}_{0}^{\prime}$
$\mathrm{S}_{0}=\left(\mathrm{P}_{0} \mathrm{G}_{0}^{\prime}\right) \oplus \mathrm{C}_{0}$
$\mathrm{C}_{1}=\left(\mathrm{C}_{0}^{\prime} \mathrm{G}_{0}^{\prime}+\mathrm{P}_{0}^{\prime}\right)^{\prime} \quad$ as defined in part (a)

| Inputs | Outputs |  |
| :--- | :---: | :---: |
| $A B C D$ | $w x y z$ |  |
| 0000 | 1001 | $d(A, b, c, d)=\Sigma(10,11,12,13,14,15)$ |
| 0001 | 1000 |  |
| 0010 | 0111 |  |
| 0011 | 0110 |  |
| 0100 | 0101 |  |
| 0101 | 0100 |  |
| 0110 | 0011 |  |
| 0111 | 0010 |  |
| 1000 | 0001 |  |
| 1001 | 0000 |  |


4.19

4.20 Combine the following circuit with the 4-bit binary multiplier circuit of Fig. 4.16.

4.21


$$
x=\left(A_{0} \oplus B_{0}\right)^{\prime}\left(A_{1} \oplus B_{1}\right)^{\prime}\left(A_{2} \oplus B_{2}\right)^{\prime}\left(A_{3} \oplus B_{3}\right)^{\prime}
$$

4.22

| XS-3 | Binary |
| :---: | :---: |
| ABCD | wxyz |
| 0011 | 0000 |
| 0100 | 0001 |
| 001 | 0010 |
| 0110 | 0011 |
| 0111 | 0100 |
| 1000 | 0101 |
| 1001 | 0110 |
| 1010 | 0111 |
| 1011 | 1000 |
| 1100 | 1001 |



$$
\begin{gathered}
x=B^{\prime} C^{\prime}+B^{\prime} D^{\prime}+B C D \\
y=C^{\prime} D+C D^{\prime} \\
z=D^{\prime}
\end{gathered}
$$

4.23


Inputs: $A, B, C, D$
$D_{0}=A^{\prime} B^{\prime} C^{\prime} D^{\prime}$
Outputs: $D_{0}, D_{1}, \ldots D_{9}$
$D_{1}=A^{\prime} B^{\prime} C^{\prime} D$
$D_{5}=B C^{\prime} D$
$D_{6}=B C D^{\prime}$
$D_{2}^{1}=B^{\prime} C D^{\prime}$
$D_{3}=B^{\prime} C D$
$D_{4}^{3}=B C^{\prime} D^{\prime}$
$D_{7}^{6}=B C D$
$D_{8}=A D^{\prime}$
$D_{9}^{8}=A D$


4.26

(a)

$$
\begin{aligned}
& F_{1}=x\left(y+y^{\prime}\right) z=x^{\prime} y^{\prime} z^{\prime}=\Sigma(0,5,7) \\
& F_{2}=x y^{\prime} z^{\prime}+x^{\prime} y+x^{\prime} y\left(z+z^{\prime}\right)=\Sigma(2,3,4) \\
& F_{3}=x^{\prime} y^{\prime} z+x y\left(z+z^{\prime}\right)=\Sigma(1,6,7)
\end{aligned}
$$


(b)

$F_{1}=y^{\prime} z+x z=\Sigma(1,5,7)$


$$
F_{2}=y^{\prime} z^{\prime}+x y^{\prime}+y z^{\prime}=\Sigma(0,2,4,5,6)
$$




$$
F_{3}=x^{\prime} z+y z=\Sigma(1,3,7)
$$


4.30

| $D_{0}$ | Inputs |  |  |  |  |  |  | Outputs |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $D_{1}$ | $D_{2}$ | $D_{3}$ | $D_{4}$ | $D_{5}$ | $D_{6}$ | $D_{7}$ | $x$ y z V |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | x $\mathrm{x} \times 0$ |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0001 |
| X | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0011 |
| X | X | 1 | 0 | 0 | 0 | 0 |  | 01101 |
| X | X | X | 1 | 0 | 0 | 0 | 0 | 01111 |
| X | X | X | X | 1 | 0 | 0 | 0 | 1001 |
| X | X | X | X | X | 1 | 0 | 0 | 1011 |
| X | X | X | X | X | X | 1 | 0 | 1001 |
| X | X | X | X | X | X | X |  | 1111 |

If $D_{2}=1, D_{6}=1$, all others $=0$
Output $x y z=100$ and $V=1$
4.31
4.32
(a) $F=\Sigma(0,2,5,7,11,14)$

| Inputs <br> ABCD | $F$ |
| :--- | :--- |
| 0000 | 1 |
| 0001 | ${ }^{1} F=D^{\prime}$ |
| 0010 | 1 |
| 0011 | ${ }^{1} F=D$ |
| 0100 | 0 |
| 0101 | ${ }^{0} F=D$ |
| 0110 | ${ }^{0} F=D$ |
| 0111 | 1 |
| 1000 | 0 |
| 1001 | ${ }_{0} F=0$ |
| 1010 | 0 |
| 1011 | ${ }^{0} F=0$ |
| 1100 | 0 |
| 1101 | ${ }^{0} F=D$ |
| 1110 | 1 |
| 1111 | ${ }^{1} F=D^{\prime}$ |


(b) $F=\Pi(3,8,12)=\left(A^{\prime}+B^{\prime}+C+D\right)\left(A+B^{\prime}+C^{\prime}+D^{\prime}\right)\left(A+B+C^{\prime}+D^{\prime}\right)$
$F^{\prime}=A B C^{\prime} D^{\prime}+A^{\prime} B C D+A^{\prime} B^{\prime} C D=\Sigma(12,7,3)$
$F=\Sigma(0,1,2,4,5,6,8,9,10,11,13,14,15)$

| Inputs <br> ABCD | $F$ |
| ---: | :--- |
| 0000 | ${ }^{1} F=1$ |
| 0001 | 1 |
| 0010 | 1 |
| 0011 | 0 |
| 0100 | ${ }^{1} F=D^{\prime}$ |
| 0101 | 1 |
| 0110 | ${ }^{1} F=D^{\prime}$ |
| 0111 | 0 |
| 1000 | ${ }^{1} F=1$ |
| 1001 | 1 |
| 1010 | 1 |
| 1011 | 1 |
| 1100 | 0 |
| 1101 | 1 |
| 1110 | 1 |
| 1111 | 1 |


4.33
4.34

$$
S(x, y, z)=\Sigma(1,2,4,7)
$$

$C(x, y, z)=\Sigma(3,5,6,7)$

(a)

|  | $A$ | $B$ | $C$ | $D$ | $F$ |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $I_{3}=1$ | 0 | 1 | 1 | 0 | 1 |
|  | 0 | 1 | 1 | 1 | 1 |
| $I_{5}=1$ | 1 | 0 | 1 | 0 | 1 |
|  | 1 | 0 | 1 | 1 | 1 |
| $I_{0}=D$ | 0 | 0 | 0 | 0 | 0 |
|  | 0 | 0 | 0 | 1 | 1 |
| $I_{4}=D$ | 1 | 0 | 0 | 0 | 0 |
|  | 1 | 0 | 0 | 1 | 1 |
| $I_{6}=D^{\prime}$ |  | 1 | 1 | 0 | 0 |
|  | 1 | 1 | 0 | 1 | 0 |

Other minterms $=0$
since $I_{1}=I_{2}=I_{7}=0$

$F(A, B, C, D)=\Sigma(1,6,7,9,10,11,12)$
(b)

|  | $A$ | $B$ | $C$ | $D$ | $F$ |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $I_{1}=0$ | 0 | 0 | 1 | 0 | 0 |
|  | 0 | 0 | 1 | 1 | 0 |
| $I_{2}=0$ | 0 | 1 | 0 | 0 | 0 |
|  | 0 | 1 | 0 | 1 | 0 |
| $I_{3}=1$ |  | 0 | 1 | 1 | 0 |
|  | 0 | 1 | 1 | 1 | 1 |
| $I_{7}=1$ | 1 | 1 | 1 | 0 | 1 |
|  | 1 | 1 | 1 | 1 | 1 |
|  | 1 | 0 | 0 | 0 | 0 |
| $I_{0}=D^{\prime}$ | 0 | 0 | 0 | 1 | 1 |
|  | 1 | 0 | 0 | 1 | 1 |
|  | 1 | 1 | 0 | 0 | 1 |



Other minterms $=0$
since $I_{1}=I_{2}=0$
4.35
(a)

(b)


```
module priority_encoder_gates (output x, y, V, input D0, D1, D2, D3); // V2001
    wire w1, D2_not;
    not (D2_not, D2);
    or (x, D2, D3);
    or (V, D0, D1, x);
    and (w1, D2_not, D1);
    or (y, D3, w1);
endmodule
```

Note: See Problem 4.45 for testbench)
4.37

```
module Add_Sub_4_bit (
    output [3: 0] S,
    output C,
    input [3: 0] A, B,
    input M
);
    wire [3: 0] B_xor_M;
    wire C1, C2, C3, C4;
    assign C = C4; // output carry
    xor (B_xor_M[0], B[0], M);
    xor (B_xor_M[1], B[1], M);
    xor (B_xor_M[2], B[2], M);
    xor (B_xor_M[3], B[3], M);
    // Instantiate full adders
    full_adder FA0 (S[0], C1, A[0], B_xor_M[0], M);
    full_adder FA1 (S[1], C2, A[1], B_xor_M[1], C1);
    full_adder FA2 (S[2], C3, A[2], B_xor_M[2], C2);
    full_adder FA3 (S[3], C4, A[3], B_xor_M[3], C3);
endmodule
module full_adder (output S, C, input x, y, z); // See HDL Example 4.2
    wire S1, C1, C2;
    // instantiate half adders
    half_adder HA1 (S1, C1, x, y);
    half_adder HA2 (S, C2, S1, z);
    or G1 (C, C2, C1);
endmodule
module half_adder (output S, C, input x, y); // See HDL Example 4.2
    xor (S, x, y);
    and (C, x, y);
endmodule
module t_Add_Sub_4_bit ();
    wire [3: 0] S;
    wire C;
    reg [3: 0] A, B;
    reg M;
    Add_Sub_4_bit M0 (S, C, A, B, M);
    initial #100 $finish;
    initial fork
        #10 M = 0;
        #10 A = 4'hA;
        #10 B = 4'h5;
```

\#50 M = 1;
\#70 B = 4'h3;
join
endmodule

4.38

```
module quad_2x1_mux ( // V2001
    input [3: 0] A, B, // 4-bit data channels
    input enable_bar, select, // enable_bar is active-low)
    output [3: 0] Y // 4-bit mux output
);
    //assign Y = enable_bar ? 0 : (select ? B : A); // Grounds output
    assign Y = enable_bar ? 4'bzzzz : (select ? B : A); // Three-state output
endmodule
// Note that this mux grounds the output when the mux is not active.
module t_quad_2x1_mux ();
    reg [3: 0] A, B, C; // 4-bit data channels
    reg enable_bar, select; // enable_bar is active-low)
    wire [3: 0] Y; // 4-bit mux
    quad_2x1_mux M0 (A, B, enable_bar, select, Y);
    initial #200 $finish;
    initial fork
        enable_bar = 1;
        select = 1;
    A = 4'hA;
    B = 4'h5;
    #10 select = 0; // channel A
    #20 enable_bar = 0;
    #30 A = 4'ho;
    #40 A = 4'hF;
    #50 enable_bar = 1;
    #60 select = 1; // channel B
    #70 enable_bar = 0;
    #80 B = 4'h00;;
    #90 B = 4'hA;
    #100 B = 4'hF;
    #110 enable_bar = 1;
    #120 select = 0;
    #130 select = 1;
    #140 enable_bar = 1;
join
endmodule
```



With three-state output:

// Verilog 1995
module Compare ( $\mathrm{A}, \mathrm{B}, \mathrm{Y}$ );
input $[3: 0] \quad A, B ; / / 4$-bit data inputs.
output $[5: 0] \mathrm{Y} ; \quad / / 6$-bit comparator output.
reg [5: 0] Y ; //EQ, NE, GT, LT, GE, LE
always @ (A or B)
if $(A==B) \quad Y=6$ 'b10_0011; $\quad / / E Q, G E, L E$
else if $(A<B) \quad Y=6$ 'b01_0101; $\quad / / N E, L T, L E$
else $\quad Y=6$ 'b01_1010; $\quad / / \mathrm{NE}, \mathrm{GT}, \mathrm{GE}$
endmodule
// Verilog 2001, 2005
module Compare (input [3: 0] A, B, output reg [5:0] Y);
always @ (A, B)
if $(A==B) \quad Y=6$ 'b10_0011; $/ / E Q, G E, L E$
else if $(A<B) \quad Y=6$ 'b01_0101; $\quad / / N E, L T, L E$
else $\quad Y=6$ b01_1010; $/ / \mathrm{NE}, \mathrm{GT}, \mathrm{GE}$
endmodule
module Prob_4_40 (
output [3: 0] sum_diff, output carry_borrow,
input [3: 0] A, B, input sel_diff
);
assign \{carry_borrow, sum_diff\} = sel_diff ? A - B : A + B;
endmodule
module t_Prob_4_40;
wire [3: 0] sum_diff;
wire carry_borrow;
reg [3:0] A, B;

```
reg sel_diff;
    integer I, J, K;
    Prob_4_40 M0 ( sum_diff, carry_borrow, A, B, sel_diff);
initial \#4000 \$finish;
initial begin
    for ( \(I=0 ; I<2 ; I=I+1\) ) begin
        sel_diff = I;
        for ( \(\mathrm{J}=0 ; \mathrm{J}<16 ; \mathrm{J}=\mathrm{J}+1\) ) begin
            A = J;
            for \((K=0 ; K<16 ; K=K+1)\) begin \(B=K ; \# 5\); end
        end
    end
    end
endmodule
```

```
module Prob_4_41(
```

module Prob_4_41(
output reg [3: 0] sum_diff, output reg carry_borrow,
output reg [3: 0] sum_diff, output reg carry_borrow,
input [3: 0] A, B, input sel_diff
input [3: 0] A, B, input sel_diff
);
);
always @ (A, B, sel_diff)
always @ (A, B, sel_diff)
{carry_borrow, sum_diff} = sel_diff ? A - B : A + B;
{carry_borrow, sum_diff} = sel_diff ? A - B : A + B;
endmodule
endmodule
module t_Prob_4_41;
module t_Prob_4_41;
wire [3: 0] sum_diff;
wire [3: 0] sum_diff;
wire carry_borrow;
wire carry_borrow;
reg [3:0] A, B;
reg [3:0] A, B;
reg sel_diff;
reg sel_diff;
integer I, J, K;
integer I, J, K;
Prob_4_46 M0 ( sum_diff, carry_borrow, A, B, sel_diff);
Prob_4_46 M0 ( sum_diff, carry_borrow, A, B, sel_diff);
initial \#4000 \$finish;
initial \#4000 \$finish;
initial begin
initial begin
for (I = 0; I < 2; I = I + 1) begin
for (I = 0; I < 2; I = I + 1) begin
sel_diff = I;
sel_diff = I;
for (J = 0; J < 16; J = J + 1) begin
for (J = 0; J < 16; J = J + 1) begin
A = J;
A = J;
for (K = 0; K < 16; K = K + 1) begin B = K; \#5 ; end
for (K = 0; K < 16; K = K + 1) begin B = K; \#5 ; end
end
end
end
end
end
end
endmodule

```
endmodule
```


(a)
module Xs3_Gates (input A, B, C, D, output w, $\mathrm{x}, \mathrm{y}, \mathrm{z}$ );
wire B_bar, C_or_D_bar;
wire CD, C_or_D;
or (C_or_D, C, D);
not (C_or_D_bar, C_or_D);
not (B_bar, B);
and (CD, C, D);
not ( $\mathrm{Z}, \mathrm{D}$ );
or (y, CD, C_or_D_bar);
and (w1, C_or_D_bar, B);
and (w2, B_bar, C_or_D);
and (w3, C_or_D, B);
or ( $\mathrm{x}, \mathrm{w} 1, \mathrm{w} 2$ );
or (w, w3, A);
endmodule
(b)
module Xs3_Dataflow (input A, B, C, D, output $\mathrm{w}, \mathrm{x}, \mathrm{y}, \mathrm{z}$ );
assign $\{\mathrm{w}, \mathrm{x}, \mathrm{y}, \mathrm{z}\}=\{\mathrm{A}, \mathrm{B}, \mathrm{C}, \mathrm{D}\}+$ 4'b0011; $^{\prime}$
endmodule
(c)
module Xs3_Behavior_95 (A, B, C, D, w, x, y, z);
input $A, B, C, D$;
output $\mathrm{w}, \mathrm{x}, \mathrm{y}, \mathrm{z}$;
reg $w, x, y, z$;
always @ (A or B or C or D) begin $\{w, x, y, z\}=\{A, B, C, D\}+4$ 'b0011; end endmodule
module Xs3_Behavior_01 (input A, B, C, D, output reg w, $x, y, z$ );

```
    always @ (A, B, C, D) begin {w, x, y, z} = {A, B,C,D} + 4'b0011; end
    endmodule
    module t_Xs3_Converters ();
    reg A, B, C, D;
    wire w_Gates, x_Gates, y_Gates, z_Gates;
    wire w_Dataflow, x_Dataflow, y_Dataflow, z_Dataflow;
    wire w_Behavior_95, x_Behavior_95, y_Behavior_95, z_Behavior_95;
    wire w_Behavior_01, x_Behavior_01, y_Behavior_01, z_Behavior_01;
    integer k;
    wire [3: 0] BCD_value;
    wire [3: 0] Xs3_Gates = {w_Gates, x_Gates, y_Gates, z_Gates};
    wire [3: 0] Xs3_Dataflow = {w_Dataflow, x_Dataflow, y_Dataflow, z_Dataflow};
    wire [3: 0] Xs3_Behavior_95 = {w_Behavior_95, x_Behavior_95, y_Behavior_95, z_Behavior_95};
    wire [3: 0] Xs3_Behavior_01 = {w_Behavior_01, x_Behavior_01, y_Behavior_01, z_Behavior_01};
    assign BCD_value ={A, B,C,D};
    Xs3_Gates M0 (A, B, C, D, w_Gates, x_Gates, y_Gates, z_Gates);
    Xs3_Dataflow M1 (A, B, C, D, w_Dataflow, x_Dataflow, y_Dataflow, z_Dataflow);
    Xs3_Behavior_95 M2 (A, B, C, D, w_Behavior_95, x_Behavior_95, y_Behavior_95, z_Behavior_95);
    Xs3_Behavior_01 M3 (A, B, C, D, w_Behavior_01, x_Behavior_01, y_Behavior_01, z_Behavior_01);
    initial #200 $finish;
    initial begin
        k=0;
        repeat (10) begin {A, B, C, D} = k; #10 k=k + 1; end
    end
endmodule
```



Two-channel mux with 2-bit data paths, enable, and three-state output.
module ALU (output reg [7: 0] y, input [7: 0] A, B, input [2: 0] Sel);
always @ (A, B, Sel) begin
$y=0$;
case (Sel)
3'b000: y = 8'b0;
3'b001: y = A \& B;
3'b010: $y=A \mid B ;$
3'b011: $\quad y=A \wedge B ;$

```
        3'b100: y = A + B;
        3'b101: y = A - B;
        3'b110: y = ~A;
        3'b111: y = 8'hFF;
        endcase
end
```


## endmodule

module t_ALU ();
wire[7: 0]y;
reg [7: 0] A, B;
reg [2: 0] Sel;
ALU M0 (y, A, B, Sel);

```
initial \#200 \$finish;
    initial fork
        \#5 begin \(A=8 ' \mathrm{hAA} ; \mathrm{B}=8 \mathrm{~h} 55\); end \(/ /\) Expect \(\mathrm{y}=88^{\prime} \mathrm{d} 0\)
        \#10 begin Sel = 3'b000; A = 8'hAA; B = 8'h55; end \(/ / \mathrm{y}=8^{\prime} \mathrm{b} 000\)
        \#20 begin Sel = 3'b001; \(A=8 ' \mathrm{hAA} ; B=8 ' \mathrm{hAA} ;\) end \(/ / y=A\) \& B
        \#30 begin Sel = 3'b001; \(A=8 ' h 55 ; B=8 ' h 55 ;\) end \(/ / y=A \& B\)
        \#40 begin Sel = 3'b010; A = 8'h55; B = 8'h55; end \(/ / y=A \mid B\)
        \#50 begin Sel = 3'b010; A = 8'hAA; B = 8'hAA; end \(/ / \mathrm{y}=\mathrm{A} \mid \mathrm{B}\)
        \#60 begin Sel = 3'b011; \(A=8 ' h 55 ; B=8 ' h 55 ;\) end \(/ / y=A \wedge B\)
        \#70 begin Sel = 3'b011; A = 8'hAA; B = 8'h55; end \(/ / \mathrm{y}=\mathrm{A} \wedge \mathrm{B}\)
        \#80 begin Sel = 3'b100; A = 8'h55; B = 8'h00; end \(/ / y=A+B\)
        \#90 begin Sel \(=3 ' b 100 ; A=8 ' h A A ; B=8 ' h 55 ;\) end \(/ / y=A+B\)
    \#110 begin Sel \(=3\) 'b101; A = 8'hAA; B = 8'h55; end \(/ / \mathrm{y}=\mathrm{A}-\mathrm{B}\)
    \#120 begin Sel \(=33^{\prime} \mathrm{b} 101 ; A=8^{\prime} h 55 ; B=8^{\prime} h A A ;\) end \(/ / y=A-B\)
    \#130 begin Sel = 3'b110; \(A=8 ' h F F ;\) end \(\quad / / y=\sim A\)
    \#140 begin Sel = 3'b110; A = 8'd0; end \(\quad / / y=\sim A\)
    \#150 begin Sel = 3'b110; A = 8'hFF; end \(\quad / / y=\sim A\)
    \#160 begin Sel = 3'b111; end // y = 8'hFF
\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|l|}{\multirow[b]{2}{*}{\[
\text { Expect } y=8 \text { hAA }
\]}} \\
\hline & \\
\hline \multicolumn{2}{|l|}{- 8'b0101} \\
\hline \multicolumn{2}{|l|}{expect y \(=8\) 'h55 \(=\) 8'b0101_0101} \\
\hline \multicolumn{2}{|l|}{Expect \(\mathrm{y}=8 \mathrm{~h} \mathrm{hAA}=8 \mathrm{~b} 1010\) _1010} \\
\hline \multicolumn{2}{|l|}{Expect y = 8'd0} \\
\hline \multicolumn{2}{|l|}{Expect \(\mathrm{y}=8\) 'hFF \(=8\) 'b1111_1111} \\
\hline \multicolumn{2}{|l|}{Expect \(\mathrm{y}=8 \mathrm{~h} 55=8 \mathrm{~b} 0101 \_0101\)} \\
\hline \multicolumn{2}{|l|}{Expect \(\mathrm{y}=8\) 'hFF \(=8\) 'b1111_1111} \\
\hline \multicolumn{2}{|l|}{Expect \(\mathrm{y}=8 \mathrm{~h}\) 555 \(=\) 8'b0101_0101} \\
\hline \multicolumn{2}{|l|}{Expect \(\mathrm{y}=8\) 'hab \(=8\) 'b1010_1011} \\
\hline \multicolumn{2}{|l|}{Expect y \(=8\) 'd0} \\
\hline \multicolumn{2}{|l|}{Expect \(\mathrm{y}=8 \mathrm{~h} \mathrm{hFF}\)} \\
\hline \multicolumn{2}{|l|}{Expect y \(=8\) d0} \\
\hline & \\
\hline
\end{tabular}
```

    join
    endmodule


Note that the subtraction operator performs 2's complement subtraction. So 8'h55-8'hAA adds the 2's complement of 8 'hAA to 8 'h55 and gets 8 'hAB. The sign bit is not included in the model, but hand calculation shows that the $9^{\text {th }}$ bit is 1 , indicating that the result of the operation is negative. The magnitude of the result can be obtained by taking the 2 's complement of 8 'hAB.
$X=0$;
$Y=0$;

```
    V = 0;
    casex ({D0, D1, D2, D3})
        4'b0000: {X, Y, V} = 3'bxx0;
        4'b1000: {X, Y, V} = 3'b001;
        4'bx100: {X, Y, V = 3'b011;
        4'bxx10: {X, Y, V} = 3'b101;
        4'bxxx1: {X, Y, V} = 3'b111;
        default: {X, Y, V = 3'b000;
    endcase
end
endmodule
module t_priority_encoder_beh (); // V2001
    wire X, Y, V;
    reg D0, D1, D2, D3;
    integer k;
    priority_encoder_beh M0 (X, Y, V, D0, D1, D2, D3);
    initial #200 $finish;
    initial begin
    k = 32'bx;
        #10 for (k= 0; k <= 16; k = k + 1) #10 {D0, D1, D2, D3} = k;
    end
endmodule
```


(a)
$F=\Sigma(0,2,5,7,11,14)$
See code below.
(b) From prob 4.32:
$F=\Pi(3,8,12)=\left(A^{\prime}+B^{\prime}+C+D\right)\left(A+B^{\prime}+C^{\prime}+D^{\prime}\right)\left(A+B+C^{\prime}+D^{\prime}\right)$
$F^{\prime}=A B C^{\prime} D^{\prime}+A^{\prime} B C D+A^{\prime} B^{\prime} C D=\Sigma(12,7,3)$
$F=\Sigma(0,1,2,4,5,6,8,9,10,11,13,14,15)$
module Prob_4_46a (output F, input A, B, C, D);
assign $F=(\sim A \& \sim B \& \sim C \& \sim D)|(\sim A \& \sim B \& C \& \sim D)|(\sim A \& B \& \sim C \& D)|(\sim A \& B \& C \& D)|(A \& \sim B \& C \& D) \mid$ (A\&B\&C\&~D);
endmodule
module Prob_4_46b (output F, input A, B, C, D);
assign $F=(\sim A \mathcal{A} \sim B \& \sim C \& \sim D)|(\sim A \& \sim B \& \sim C \& D)|(\sim A \& \sim B \& C \& \sim D)|(\sim A \& B \& \sim C \& \sim D)|(\sim A \& B \& \sim C \& D) \mid$

```
(~A&B&C&~D)|(A&~B&~C&~D)| (A&~B&~C&D)| (A&~B&C&~D)|(A&~B&C&D)| (A&B&~C&D)|
(A&B&C&~D)| (A&B&C&D);
endmodule
module t_Prob_4_46a ();
wire F_a, F_b;
reg A, B, C, D;
integer k;
    Prob_4_46a M0 (F_a, A, B, C, D);
    Prob_4_46b M1 (F_b, A, B, C, D);
    initial #200 $finish;
    initial begin
        k = 0;
        #10 repeat (15) begin {A, B,C,D} = k; #10 k=k+1; end
    end
endmodule
```


4.47

```
module Add_Sub_4_bit_Dataflow (
    output [3: 0] S,
    output C, V,
    input [3: 0] A, B,
    input M
);
    wire C3;
```

    assign \(\{C 3, S[2: 0]\}=A[2: 0]+(\{M, M, M\} \wedge B[2: 0])+M\);
    assign \(\{C, S[3]\}=A[3]+M^{\wedge} B[3]+C 3\);
    assign \(\mathrm{V}=\mathrm{C}^{\wedge} \mathrm{C} 3\);
    endmodule
module t_Add_Sub_4_bit_Dataflow ();
wire [3: 0] S;
wire C, V;
reg [3: 0] A, B;
reg $M$;
Add_Sub_4_bit_Dataflow MO (S, C, V, A, B, M);
initial \#100 \$finish;
initial fork
\#10 M = 0;
\#10 A = 4'hA;
\#10 B = 4'h5;

```
\#50 M = 1;
\#70 B = 4'h3;
join
endmodule
```


4.48

```
module ALU_3state (output [7: 0] y_tri, input [7: 0] A, B, input [2: 0] Sel, input En);
    reg [7: 0] y;
    assign y_tri = En ? y: 8'bz;
    always @ (A, B, Sel) begin
    y = 0;
    case (Sel)
        3'b000: y = 8'b0;
        3'b001: \(y=A \& B ;\)
        3'b010: \(\quad y=A \mid B ;\)
        3'b011: \(\quad y=A^{\wedge} B\);
        3'b100: \(y=A+B ;\)
        3'b101: \(\quad y=A-B ;\)
        3'b110: \(y=\sim A\);
        3'b111: \(y=8 ' h F F ;\)
    endcase
    end
endmodule
module t_ALU_3state ();
    wire[7: 0] y;
    reg [7: 0] A, B;
    reg [2: 0] Sel;
    reg En;
    ALU_3state M0 (y, A, B, Sel, En);
initial \#200 \$finish;
    initial fork
        \#5 En = 1;
        \#5 begin \(\mathrm{A}=8 \mathrm{hAA}\); \(\mathrm{B}=8 \mathrm{~h} 55\); end \(\quad / /\) Expect \(\mathrm{y}=8 \mathrm{~d} 0\)
    \#10 begin Sel = 3'b000; A = 8'hAA; B = 8'h55; end \(/ / \mathrm{y}=8\) 'b000 Expect \(\mathrm{y}=8^{\prime} \mathrm{d} 0\)
    \#20 begin Sel = 3'b001; A = 8'hAA; B = 8'hAA; end \(/ / y=A \& B \quad\) Expect \(y=8 ' h A A=8 ' 1010 \_1010\)
    \#30 begin Sel = 3'b001; A = 8'h55; B = 8'h55; end \(/ / y=A \& B \quad\) Expect \(y=8 ' h 55=8 ' b 0101 \_0101\)
    \#40 begin Sel = 3'b010; A = 8'h55; B = 8'h55; end \(/ / \mathrm{y}=\mathrm{A} \mid \mathrm{B}\) Expect \(\mathrm{y}=8^{\prime} \mathrm{h} 55=8 \mathrm{~b}^{\prime} \mathrm{b} 0101 \_0101\)
    \#50 begin Sel \(=3\) 'b010; \(A=8^{\prime} \mathrm{hAA} ; \mathrm{B}=8^{\prime} \mathrm{hAA}\); end \(/ / \mathrm{y}=\mathrm{A} \mid \mathrm{B} \quad\) Expect \(\mathrm{y}=8^{\prime} \mathrm{hAA}=8 \mathrm{\prime} \mathrm{~b} 1010 \_1010\)
    \#60 begin Sel = 3'b011; \(A=8 ' h 55 ; B=8 ' h 55 ;\) end \(/ / y=A \wedge B \quad\) Expect \(y=8 ' d 0\)
    \#70 begin Sel \(=3\) 'b011; \(A=8^{\prime} h A A ; B=8 ' h 55 ;\) end \(/ / y=A^{\wedge} B \quad\) Expect \(y=8^{\prime} h F F=8^{\prime} \mathrm{b} 1111 \_1111\)
    \#80 begin Sel \(=3\) 'b100; A = 8'h55; B = 8'h00; end \(/ / \mathrm{y}=\mathrm{A}+\mathrm{B} \quad\) Expect \(\mathrm{y}=8 \mathrm{~B}^{\prime} \mathrm{h} 55=8\) 'b0101_0101
    \#90 begin Sel = 3'b100; A = 8'hAA; B = 8'h55; end \(/ / \mathrm{y}=\mathrm{A}+\mathrm{B} \quad\) Expect \(\mathrm{y}=8^{\prime} \mathrm{hFF}=8\) ' \(^{\prime} \mathrm{b} 1111 \_1111\)
    \#100 En = 0;
    \#115 En = 1;
```

```
#110 begin Sel = 3'b101; A = 8'hAA; B = 8'h55; end // y = A - B
    #120 begin Sel = 3'b101; A = 8'h55; B = 8'hAA; end // y = A - B
    #130 begin Sel = 3'b110; A = 8'hFF; end // y = ~A
    #140 begin Sel = 3'b110; A = 8'd0; end I
    #150 begin Sel = 3'b110; A = 8'hFF; end //l y = ~A
    #160 begin Sel = 3'b111; end // y = 8'hFF
    join
endmodule
II See Problem 4.1
module Problem_4_49_Gates (output F1, F2, input A, B, C, D);
    wire A_bar = !A;
    wire B bar = !B;
    and (T1, B_bar, C);
    and (T2, A_bar, B);
    or (T3, A, T1);
    xor (T4, T2, D);
    or (F1, T3, T4);
    or (F2, T2, D);
endmodule
module Problem_4_49_Boolean_1 (output F1, F2, input A, B, C, D);
    wire A_bar = !A;
    wire B_bar = !B;
    wire T1 = B_bar && C;
    wire T2 = A_bar && B;
    wire T3 = A || T1;
    wire T4 = T2 ^ D;
    assign F1 = T3 || T4;
    assign F2 = T2 || D;
endmodule
module Problem_4_49_Boolean_2(output F1, F2, input A, B, C, D);
    assign F1 = A || (!B && C) || (B && (!D)) || (!B && D);
    assign F2 = (!(A) && B)|D;
endmodule
module t_Problem_4_49;
    reg A, B, C, D;
    wire F1_Gates, F2_Gates;
    wire F1_Boolean_1, F2_Boolean_1;
    wire F1_Boolean_2, F2_Boolean_2;
    Problem_4_48_Gates M0 (F1_Gates, F2_Gates, A, B, C, D);
    Problem_4_48_Boolean_1 M1 (F1_Boolean_1, F2_Boolean_1, A, B, C, D);
    Problem_4_48_Boolean_2 M2 (F1_Boolean_2, F2_Boolean_2, A, B, C, D);
    initial #100 $finish;
    integer K;
    initial begin
        for (K = 0; K < 16; K = K + 1) begin {A, B, C, D} = K; #5; end
    end
endmodule
```

// See Problem 4.8 and Table 1.5.
// Verilog 1995
module Prob_4_50 (Code_8_4_m2_m1, A, B, C, D);
output [3: 0] Code_8_4_m2_m1;
input $A, B, C, D$;
reg [3: 0] Code_8_4_m2_m1;
// Verilog 2001, 2005
module Prob_4_50 (output reg [3: 0] Code_8_4_m2_m1, input A, B, C, D);

```
always @ (A, B, C, D) // always @ (A or B or C or D)
    case ({A,B,C,D})
        4'b0000:Code_8_4_m2_m1 = 4'b0000; // 0 0
        4'b0001:Code_8_4_m2_m1 = 4'b0111; // 1 7
        4'b0010:Code_8_4_m2_m1 = 4'b0110; // 2 6
        4'b0011:Code_8_4_m2_m1 = 4'b0101; // 3 5
        4'b0100:Code_8_4_m2_m1 = 4'b0100; // 4 4
        4'b0101:Code_8_4_m2_m1 = 4'b1011; // 5 11
        4'b0110: Code_8_4_m2_m1 = 4'b1010; // 6 10
        4'b0111:Code_8_4_m2_m1 = 4'b1001; // 7 9
        4'b1000:Code_8_4_m2_m1 = 4'b1000; // 8 8
        4'b1001:Code_8_4_m2_m1 = 4'b1111; // 9 15
        4'b1010: Code_8_4_m2_m1 = 4'b0001; // 10 1
        4'b1011:Code_8_4_m2_m1 = 4'b0010; // 11 2
        4'b1100:Code_8_4_2_1 = 4'b0011; // 12 3
        4'b1101: Code_8_4_2_1 = 4'b1100; // 13 12
        4'b1110: Code_8_4_2_1 = 4'b1101; // 14 13
        4'b1111: Code_8_4_2_1 = 4'b1110; // 15 14
    endcase
endmodule
module t_Prob_4_50;
    wire [3: 0] BCD;
    reg A, B, C, D;
    integer K;
    Prob_4_50 M0 ( BCD, A, B, C, D); // Unit under test (UUT)
    initial #100 $finish;
    initial begin
        for (K = 0; K < 16; K = K + 1) begin {A, B, C, D = K; #5 ; end
    end
endmodule
```

4.51 Assume that that the LEDs are asserted when the output is high.

| $\begin{array}{ll} \text { module Seven_Seg_Display_V2001 ( } \\ \text { output reg } & {[6: 0]} \\ \text { Display, } \\ \text { input } & {[3: 0]} \end{array} \text { BCD }$ |  |  |  |
| :---: | :---: | :---: | :---: |
| ); |  |  |  |
| // |  | abc_defg |  |
| parameter | BLANK | - = 7'b000_0000; |  |
| parameter | ZERO | = 7'b111_1110; | // h7e |
| parameter | ONE | = 7'b011_0000; | // h30 |
| parameter | TWO | = 7'b110_1101; | // h6d |
| parameter | THREE | E = 7'b111_1001; | // h79 |
| parameter | FOUR | = 7'b011_0011; | // h33 |
| parameter | FIVE | = 7'b101_1011; | // h5b |
| parameter | SIX | = 7'b101_1111; | // h5f |
| parameter | SEVEN | N = 7'b111_0000; | // h70 |
| parameter | EIGHT | = 7'b111_1111; | // h7f |
| parameter | NINE | = 7'b111_1011; | // h7b |
| always @ (BCD) |  |  |  |
| 0 : Dis | splay = ZE | ZERO; |  |

```
        Display = ONE;
        Display = TWO;
        Display = THREE;
        Display = FOUR;
        Display = FIVE;
        Display = SIX;
        Display = SEVEN;
        Display = EIGHT;
        Display = NINE;
        default: Display = BLANK;
    endcase
endmodule
module t_Seven_Seg_Display_V2001 ();
    wire [6: 0] Display;
    reg [3: 0] BCD;
\begin{tabular}{|c|c|c|c|}
\hline parameter & BLANK & = 7'b000_0000; & \\
\hline parameter & ZERO & = 7'b111_1110; & // h7e \\
\hline parameter & ONE & = 7'b011_0000; & // h30 \\
\hline parameter & TWO & = 7'b110_1101; & // h6d \\
\hline parameter & THREE & = 7'b111_1001; & // h79 \\
\hline parameter & FOUR & = 7'b011_0011; & // h33 \\
\hline parameter & FIVE & = 7'b101_1011; & // h5b \\
\hline parameter & SIX & = 7'b001_1111; & // h1f \\
\hline parameter & SEVEN & = 7'b111_0000; & // h70 \\
\hline parameter & EIGHT & = 7'b111_1111; & // h7f \\
\hline parameter & NINE & = 7'b111 1011; & // h7b \\
\hline
\end{tabular}
initial #120 $finish;
initial fork
    #10 BCD = 0;
    #20 BCD = 1;
    #30 BCD = 2;
    #40 BCD = 3;
    #50 BCD = 4;
    #60 BCD = 5;
    #70 BCD = 6;
    #80 BCD = 7;
    #90 BCD = 8;
    #100 BCD = 9;
join
    Seven_Seg_Display_V2001 M0 (Display, BCD);
endmodule
```



Alternative with continuous assignments (dataflow):

```
module Seven_Seg_Display_V2001_CA (
    output [6: 0] Display,
    input [3:0] BCD
);
```

```
// abc_defg
parameter BLANK = 7'b000_0000; // h7e
parameter ONE = 7'b011_0000; // h30
parameter TWO = 7'b110_1101; // h6d
parameter THREE = 7'b111_1001; // h79
parameter FOUR = 7'b011_0011; // h33
parameter FIVE = 7'b101_1011; // h5b
parameter SIX = 7'b101_1111; // h5f
parameter SEVEN = 7'b111_0000; // h70
parameter EIGHT = 7'b111_1111; // h7f
parameter NINE = 7'b111_1011; // h7b
wire A, B, C, D, a,b, c, d, e, f, g;
assign A = BCD[3];
assign B = BCD[2];
assign C = BCD[1];
assign D = BCD[0];
assign Display = {a,b,c,d,e,f,g};
assign a = (~A)&C | (~A)&B&D | (~B)&(~C)&(~D)|A & (~B)&(~C);
assign b = (~A)&(~B) | (~A)&(~C)&(~D) | (~A)&C&D | A&(~B)&(~C);
assign c = (~A)&B | (~A)&D | (~B)&(~C)&(~D)|A&(~B)&(~C);
assign d = (~A)&C&(~D)|(~A)&(~B)&C | (~B)&(~C)&(~D)|A&(~B)&(~C)|(~A)&B&(~C)&D;
assign e = (~A)&C&(~D) | (~B)&(~C)&(~D);
assign f=(~A)&B&(~C)|(~A)&(~C)&(~D)|(~A)&B&(~D)|A&(~B)&(~C);
assign g = (~A)&C&(~D)|(~A)&(~B)&C | (~A)&B&(~C)|A&(~B)&(~C);
endmodule
module t_Seven_Seg_Display_V2001_CA ();
wire [6: 0] Display;
reg [3: 0] BCD;
parameter BLANK = 7'b000_0000;
parameter ZERO = 7'b111_1110; // h7e
parameter ONE = 7'b011_0000; // h30
parameter TWO = 7'b110_1101; // h6d
parameter THREE = 7'b111_1001; // h79
parameter FOUR = 7'b011_0011; // h33
parameter FIVE = 7'b101_1011; // h5b
parameter SIX = 7'b001_1111; // h1f
parameter SEVEN = 7'b111_0000; // h70
parameter EIGHT = 7'b111_1111; // h7f
parameter NINE = 7'b111_1011; // h7b
initial \#120 \$finish;
initial fork
    #10 BCD = 0;
    #20 BCD = 1;
    #30 BCD = 2;
    #40 BCD = 3;
    #50 BCD = 4;
    #60 BCD = 5;
    #70 BCD = 6;
    #80 BCD = 7;
    #90 BCD = 8;
    #100 BCD = 9;
join
Seven_Seg_Display_V2001_CA M0 (Display, BCD);
```

endmodule
4.52 (a) Incrementer for unsigned 4-bit numbers

```
module Problem_4_52a_Data_Flow (output [3: 0] sum, output carry, input [3: 0] A);
    assign {carry, sum} = A + 1;
endmodule
module t_Problem_4_52a_Data_Flow;
    wire [3: 0] sum;
    wire carry;
    reg [3: 0] A;
    Problem_4_52a_Data_Flow M0 (sum, carry, A);
    initial # 100 $finish;
    integer K;
    initial begin
        for (K = 0; K < 16; K = K + 1) begin A = K; #5; end
    end
endmodule
```

(b) Decrementer for unsigned 4-bit numbers
module Problem_4_52b_Data_Flow (output [3: 0] diff, output borrow, input [3: 0] A); assign $\{$ borrow, diff $\}=A-1$;
endmodule
module t_Problem_4_52b_Data_Flow;
wire [3: 0] diff;
wire borrow;
reg [3: 0] A;
Problem_4_52b_Data_Flow M0 (diff, borrow, A);
initial \# 100 \$finish;
integer K;
initial begin
for ( $K=0 ; K<16 ; K=K+1$ ) begin $A=K ; \# 5$; end
end
endmodule


```
module Problem_4_53_BCD_Adder (
    output Output_carry,
    output [3: 0] Sum,
    input [3: 0] Addend, Augend,
    input Carry_in);
    supply0 gnd;
    wire [3: 0] Z_Addend;
    wire Carry_out;
    wire C_out;
    assign Z_Addend = {1'b0, Output_carry, Output_carry, 1'b0};
    wire [3: 0] Z_sum;
    and (w1, Z_sum[3], Z_sum[2]);
    and (w2, Z_sum[3], Z_sum[1]);
    or (Output_carry, Carry_out, w1, w2);
    Adder_4_bit M0 (Carry_out, Z_sum, Addend, Augend, Carry_in);
    Adder_4_bit M1 (C_out, Sum, Z_Addend, Z_sum, gnd);
endmodule
```

module Adder_4_bit (output carry, output [3:0] sum, input [3: 0] a, b, input c_in);
assign $\{$ carry, sum $\}=a+b+c \_i n ;$
endmodule
module t_Problem_4_53_Data_Flow;
wire [3: 0] Sum;
wire Output_carry;
reg [3: 0] Addend, Augend;
reg Carry_in;

Problem_4_53_BCD_Adder M0 (Output_carry, Sum, Addend, Augend, Carry_in);
initial \# 1500 \$finish;
integer $\mathrm{i}, \mathrm{j}, \mathrm{k}$;
initial begin
for ( $\mathrm{i}=0 ; \mathrm{i}<=1 ; \mathrm{i}=\mathrm{i}+1$ ) begin Carry_in = $\mathrm{i} ; \# 5$; for ( $\mathrm{j}=0 ; \mathrm{j}<=9 ; \mathrm{j}=\mathrm{j}+1$ ) begin Addend = j ; \#5;
for ( $k=0 ; k<=9 ; k=k+1$ ) begin Augend $=k ; \# 5$;
end
end
end
end
endmodule


```
module Nines_Complementer (// V2001
    output reg [3: 0] Word_9s_Comp,
    input [3: 0] Word_BCD
);
    always @ (Word_BCD) begin
        Word_9s_Comp = 4'b0;
        case (Word_BCD)
            4'b0000: Word_9s_Comp = 4'b1001; // 0 to 9
            4'b0001: Word_9s_Comp = 4'b1000; // 1 to 8
            4'b0010: Word_9s_Comp = 4'b1111; // 2 to 7
            4'b0011: Word_9s_Comp = 4'b0110; /l/ 3 to 6
            4'b0100: Word_9s_Comp = 4'b1001; // 4 to 5
            4'b0101: Word_9s_Comp = 4'b0100; // 5 to 4
            4'b0110: Word_9s_Comp = 4'b0011; // 6 to 3
            4'b0111: Word_9s_Comp = 4'b0010; // 7 to 2
            4'b1000: Word_9s_Comp = 4'b0001; // 8 to 1
            4'b1001: Word_9s_Comp = 4'b0000; // 9 to 0
            default: Word_9s_Comp = 4'b1111; // Error detection
    endcase
    end
endmodule
module t_Nines_Complementer ();
    wire [3: 0] Word_9s_Comp;
    reg [3: 0] Word_BCD;
```

    Nines_Complementer M0 (Word_9s_Comp, Word_BCD);
    initial \#11\$finish;
    initial fork
            Word_BCD \(=0\);
    \#10 Word_BCD = 1;
    \#20 Word_BCD = 2 ;
    \#30 Word_BCD = 3;
    \#40 Word_BCD = 4;
    \#50 Word_BCD \(=5\);
    \#60 Word_BCD = 6;
    \#70 Word_BCD = 7;
    \#20 Word_BCD = 8;
    \#90 Word_BCD = 9;
    \#100 Word_BCD = 4'b1100;
    join
    endmodule

4.55 From Problem 4.19:


```
// BCD Adder - Subtractor
module Problem_4_55_BCD_Adder_Subtractor (
    output [3: 0] BCD_Sum_Diff,
    output Carry_Borrow,
    input [3: 0] B, A,
    input Mode
);
    wire [3: 0] Word_9s_Comp, mux_out;
    Nines_Complementer M0 (Word_9s_Comp, B);
    Quad_2_x_1_mux M2 (mux_out, Word_9s_Comp, B, Mode);
    BCD_Adder M1 (Carry_Borrow, BCD_Sum_Diff, mux_out, A, Mode);
endmodule
module Nines_Complementer (/ V2001
    output reg [3: 0] Word_9s_Comp,
    input [3: 0] Word_BCD
);
    always @ (Word_BCD) begin
        Word_9s_Comp = 4'b0;
        case (Word_BCD)
        4'b0000: Word_9s_Comp = 4'b1001; // 0 to 9
        4'b0001: Word_9s_Comp = 4'b1000; // 1 to 8
        4'b0010: Word_9s_Comp = 4'b0111; // 2 to 7
        4'b0011: Word_9s_Comp = 4'b0110; // 3 to 6
        4'b0100: Word_9s_Comp = 4'b1001; \(\quad / / 4\) to 5
        4'b0101: Word_9s_Comp = 4'b0100; // 5 to 4
        4'b0110: Word_9s_Comp = 4'b0011; // 6 to 3
        4'b0111: Word_9s_Comp = 4'b0010; \(/ / 7\) to 2
        4'b1000: Word_9s_Comp = 4'b0001; // 8 to 1
        4'b1001: Word_9s_Comp = 4'b0000; // 9 to 0
        default: Word_9s_Comp = 4'b1111; // Error detection
        endcase
    end
endmodule
```

```
module Quad_2_x_1_mux (output reg [3: 0] mux_out, input [3: 0] b, a, input select);
    always @ (a, b, select)
        case (select)
            0: mux_out =a;
            1: mux_out = b;
        endcase
endmodule
module BCD_Adder (
    output Output_carry,
    output [3: 0] Sum,
    input [3: 0] Addend, Augend,
    input Carry_in);
    supply0 gnd;
    wire [3: 0] Z_Addend;
    wire Carry_out;
    wire C_out;
    assign Z_Addend = \{1'b0, Output_carry, Output_carry, 1'b0\};
    wire [3: 0] Z_sum;
    and (w1, Z_sum[3], Z_sum[2]);
    and (w2, Z_sum[3], Z_sum[1]);
    or (Output_carry, Carry_out, w1, w2);
    Adder_4_bit M0 (Carry_out, Z_sum, Addend, Augend, Carry_in);
    Adder_4_bit M1 (C_out, Sum, Z_Addend, Z_sum, gnd);
endmodule
module Adder_4_bit (output carry, output [3:0] sum, input [3: 0] a, b, input c_in);
    assign \(\{\) carry, sum \(\}=a+b+c \_i n ;\)
endmodule
module t_Problem_4_55_BCD_Adder_Subtractor();
    wire [3: 0] BCD_Sum_Diff;
    wire Carry_Borrow;
    reg [3: 0] \(B, A\);
    reg Mode;
    Problem_4_55_BCD_Adder_Subtractor M0 (BCD_Sum_Diff, Carry_Borrow, B, A, Mode);
    initial \#1000 \$finish;
    integer J, K, M;
    initial begin
    for ( \(M=0 ; M<2 ; M=M+1\) ) begin
        for ( \(\mathrm{J}=0 ; \mathrm{J}<10 ; \mathrm{J}=\mathrm{J}+1\) ) begin
        for ( \(K=0 ; K<10 ; K=K+1\) ) begin
            \(A=J ; B=K ;\) Mode \(=M ; \# 5\);
        end
        end
    end
    end
endmodule
```



Note: For subtraction, Carry_Borrow = 1 indicates a positive result; Carry_Borrow $=0$ indicates a negative result.

assign match $=(A==B) ; / /$ Assumes reg [3: 0] $A, B$;
// Priority encoder (See Problem 4.29)
// Caution: do not confuse logic value x with identifier x .
// Verilog 1995
module Prob_4_57 (x, y, v, D3, D2, D1, D0);
output $\mathrm{x}, \mathrm{y}, \mathrm{v}$;
input D3, D2, D1, D0;
reg $\quad x, y, v$;
...
// Verilog 2001, 2005
module Prob_4_57 (output reg x, y, v, input D3, D2, D1, D0);
always @ (D3, D2, D1, D0) begin // always @ (D3 or D2 or D1 or D0)
$x=0$;
$y=0$;
$v=0 ;$
casex (\{D3, D2, D1, D0\})
4'b0000: $\{x, y, v\}=3 ' b x x 0 ;$
4'bxxx1: $\{x, y, v\}=3 ' b 001 ;$

```
        4'bxx10: {x, y, v} = 3'b011;
        4'bx100: {x,y,v} = 3'b101;
        4'b1000:{x, y,v} = 3'b110;
        endcase
        end
endmodule
module t_Prob_4_57;
    wire x, y, v;
    reg D3, D2, D1, D0;
    integer K;
    Prob_4_57 M0 (x, y, v, D3, D2, D1, D0);
    initial #100 $finish;
    initial begin
        for (K = 0; K < 16; K = K + 1) begin {D3, D2, D1, D0} = K; #5 ; end
    end
endmodule
```


### 4.58

```
I/module shift_right_by_3_V2001 (output [31: 0] sig_out, input [31: 0] sig_in);
    // assign sig_out = sig_in >>> 3;
    /lendmodule
    module shift_right_by_3_V1995 (output reg [31: 0] sig_out, input [31: 0] sig_in);
    always @ (sig_in)
        sig_out = {sig_in[31], sig_in[31], sig_in[31], sig_in[31: 3]};
    endmodule
    module t_shift_right_by_3 ();
    wire [31: 0] sig_out_V1995;
    wire [31: 0] sig_out_V2001;
    reg [31: 0] sig_in;
    //shift_right_by_3_V2001 M0 (sig_out_V2001, sig_in);
    shift_right_by_3_V1995 M1 (sig_out_V1995, sig_in);
    integer k;
    initial #1000 $finish;
    initial begin
        sig_in = 32'hf000_0000;
        #100 sig_in = 32'h8fff_fff;
        #500 sig_in = 32'h0fff_ffff;
    end
endmodule
```




I/module shift_left_by_3_V2001 (output [31: 0] sig_out, input [31: 0] sig_in); // assign sig_out = sig_in $\lll 3$;
Ilendmodule
module shift_left_by_3_V1995 (output reg [31: 0] sig_out, input [31: 0] sig_in); always @ (sig_in) sig_out = \{sig_in[28: 0], 3'b0\};
endmodule
module t_shift_left_by_3 ();
wire [31: 0] sig_out_V1995;
//wire [31: 0] sig_out_V2001;
reg [31: 0] sig_in;
//shift_left_by_3_V2001 M0 (sig_out_V2001, sig_in);
shift_left_by_3_V1995 M1 (sig_out_V1995, sig_in);
integer k;
initial \#500 \$finish;
initial begin
\#100 sig_in = 32'h0000_000f;
end
endmodule

module BCD_to_Decimal (output reg [3: 0] Decimal_out, input [3: 0] BCD_in); always @ (BCD_in) begin
Decimal_out = 0;
case (BCD_in)
4'b0000: Decimal_out = 0;
4'b0001: Decimal_out = 1;
4'b0010: Decimal_out $=2$;
4'b0011: Decimal_out $=3$;
4'b0100: Decimal_out $=4$;
4'b0101: Decimal_out $=5$;
4'b0110: Decimal_out $=6$;
4'b0111: Decimal_out = 7;
4'b1000: Decimal_out $=8$;
4'b1001: Decimal_out = 9;
default: Decimal_out = 4'bxxxx;
endcase
end
endmodule
4.61
module Even_Parity_Checker_4 (output P, C, input $x, y, z$ );
xor (w1, x, y);
xor (P, w1, z);
xor (C, w1, w2);

```
xor (w2, z, P);
endmodule
```

See Problem 4.62 for testbench and waveforms.
module Even_Parity_Checker_4 (output P, C, input $x, y, z$ );
assign $\mathrm{w} 1=\mathrm{x}^{\wedge} \mathrm{y}$;
$\operatorname{assign} P=w 1^{\wedge} z ;$
assign $C=w 1^{\wedge} w 2$;
assign $w 2=z^{\wedge} P$;
endmodule


## CHAPTER 5

$5.1 \quad$ (a)

(b)

(c)

5.2


$$
Q^{\prime}(t+1)=\left(J Q^{\prime}+K^{\prime} Q\right)^{\prime}=\left(J^{\prime}+Q\right)\left(K+Q^{\prime}\right)=J^{\prime} Q^{\prime}+K Q
$$


5.4
(a)

| $P$ | $N$ | $\mathrm{Q}(\mathrm{t}+1)$ |
| :---: | :--- | :---: |
| 0 | 0 | 0 |
| 0 | 1 | $Q(t)$ |
| 1 | 0 | $Q^{\prime}(t)$ |
| 1 | 1 | 1 |

(b)

(b) | $P$ | $N$ | $Q(t)$ | $Q(t+1)$ |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 |
| 0 | 1 | 0 | 0 |
| 0 | 1 | 1 | 1 |
| 1 | 0 | 0 | 1 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 1 |


$Q(t+1)=P Q^{\prime}+N Q$

$$
\text { (c) } \begin{array}{cc|cc}
Q(t) & Q(t+1) & P & N \\
\hline 0 & 0 & 0 & \mathrm{x} \\
0 & 1 & 1 & \mathrm{x} \\
1 & 0 & \mathrm{x} & 0 \\
1 & 1 & \mathrm{x} & 1
\end{array}
$$

(d) Connect P and N together.

The truth table describes a combinational circuit.
The state table describes a sequential circuit.
The characteristic table describes the operation of a flip-flop.
The excitation table gives the values of flip-flop inputs for a given state transition. The four equations correspond to the algebraic expression of the four tables.
$5.6 \quad$ (a)

(b)

| $\begin{aligned} & \tilde{\Xi} \\ & \text { ั } \\ & \text { ì } \end{aligned}$ |  | 气 |  | そँ |  | \#1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A | B | $x$ y |  | A | B | z |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 | 1 | 0 | 0 |
| 0 | 0 | 1 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 | 0 | 0 | 0 |
| 0 | 1 | 0 | 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 1 | 1 | 1 | 1 |
| 0 | 1 | 1 | 0 | 0 | 0 | 1 |
| 0 | 1 | 1 | 1 | 0 | 0 | 1 |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 1 | 1 | 0 | 0 |
| 1 | 0 | 1 | 0 | 1 | 1 | 0 |
| 1 | 0 | 1 | 1 | 1 | 1 | 0 |
| 1 | 1 | 0 | 0 | 0 | 1 | 1 |
| 1 | 1 | 0 | 1 | 1 | 1 | 1 |
| 1 | 1 | 1 | 0 | 1 | 1 | 1 |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 |

(c)

5.7

$S=x \oplus y \oplus Q$
$Q(t+1)=x y+x Q+y Q$
5.8 A counter with a repeated sequence of $00,01,10$.


Repeated sequence:

$$
\xrightarrow{\bullet 0} \rightarrow 01 \rightarrow 10 \rightarrow
$$

5.9


| $\begin{aligned} & \tilde{\Xi} \\ & 0 \\ & \vdots \\ & A \\ & A \end{aligned}$ | \# U $B$ |  | $y$ | $\begin{aligned} & \stackrel{\rightharpoonup}{v} \\ & \stackrel{\rightharpoonup}{z} \\ & A \end{aligned}$ |  | $\begin{aligned} & 3 \\ & z \\ & z \\ & \text { z } \end{aligned}$ | FF <br> Outputs $J_{A} K_{A} J_{A} J_{B}$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | 1 |
| 0 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 0 |
| 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 |
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |
| 0 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 0 |
| 0 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 0 |
| 1 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 1 |
| 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 |
| 1 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 |
| 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 |
| 1 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 |
| 1 | 1 | 0 | 1 | 1 | 0 | 0 |  | 0 | 0 | 1 |
| 1 | 1 | 1 | 0 | 1 | 0 | 0 |  | 0 | 0 | 1 |
| 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 0 | 0 | 1 |

(c)


$$
A(t+1)=A x^{\prime}+B x+A y+A^{\prime} B^{\prime} y^{\prime}
$$

$$
B(t+1)=A^{\prime} B^{\prime} x+A^{\prime} B^{\prime}\left(x^{\prime}+y\right)
$$

5.11 Present state: $\quad 000001000111000111100001111010$

Input: $\begin{array}{llllllllllllllll}0 & 1 & 0 & 1 & 1 & 0 & 1 & 1 & 1 & 0 & 1 & 1 & 1 & 1 & 0\end{array}$
Output: $\quad \begin{array}{llllllllllllllll}0 & 0 & 1 & 0 & 0 & 1 & 0 & 0 & 0 & 1 & 0 & 0 & 0 & 0 & 1\end{array}$
Next state: $\quad 000100011100011110000111101000$
5.12

| Present | Next state | Output |  |  |
| :---: | :---: | :---: | :---: | :---: |
| state | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ |
| $a$ | $f$ | $b$ | 0 | 0 |
| $b$ | $d$ | $a$ | 0 | 0 |
| $d$ | $g$ | $a$ | 1 | 0 |
| $f$ | $f$ | $b$ | 1 | 1 |
| $g$ | $g$ | $d$ | 0 | 1 |

(a) State: $\quad a f b c e d g h g g h a$ Input: $\quad 0 \quad 111100101011$ Output: $\quad 0 \quad 1000011111010$
(b) State: $\quad a f b a b d g d g g d a$

Input: $\quad 0 \quad 1 \quad 111000101011$
Output: $\quad 0 \quad 1 \quad 1 \quad 0 \quad 0 \quad 0 \quad 1 \quad 111010$

|  | Present state | Next state | Output |
| :---: | :---: | :---: | :---: |
|  | A B C | $\mathrm{x}=0 \mathrm{x}=1$ | $\mathrm{x}=1 \mathrm{x}=0$ |
| a | 000 | 000001 | 0 |
| b | 001 | 011010 | 00 |
| c | 011 | 000010 | 00 |
| d | 010 | 110010 | 0 |
|  | 110 | 000010 | 01 |

$D_{Q}=Q^{\prime} J+Q K^{\prime}$

| Present <br> state | Inputs |  |  |  |
| :---: | :---: | :---: | :---: | :--- |
| Q | J | K | Next <br> state <br> Q |  |
| 0 | 0 | 0 | 0 | No change |
| 0 | 0 | 1 | 0 | Reset to 0 |
| 0 | 1 | 0 | 1 | Set to 1 |
| 0 | 1 | 1 | 1 | Complement |
| 1 | 0 | 0 | 1 | No change |
| 1 | 0 | 1 | 0 | Reset to 0 |
| 1 | 1 | 0 | 1 | Set to 1 |
| 1 | 1 | 1 | 0 | Complement |


$Q(t+1)=D_{Q}+Q^{\prime} J+Q K^{\prime}$

(a) $\quad D_{A}=A x^{\prime}+B x$

$$
D_{B}=A^{\prime} x+B x^{\prime}
$$


(b) $\quad D_{A}=A^{\prime} x+A x^{\prime}$
$D_{B}=A B+B x^{\prime}$

| Present <br> state | Input | Next <br> state |  |  |
| :---: | :---: | :---: | :---: | :---: |
| A | B | x | A | B |
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 | 1 |
| 0 | 1 | 0 | 0 | 1 |
| 0 | 1 | 1 | 1 | 0 |
| 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | 1 | 0 | 0 |
| 1 | 1 | 0 | 1 | 1 |
| 1 | 1 | 1 | 0 | 1 |


5.17 The output is 0 for all 0 inputs until the first 1 occurs, at which time the output is 1 . Thereafter, the output is the complement of the input. The state diagram has two states. In state 0 : output $=$ input; in state 1 : output $=$ input'.


Binary up-down counter with enable $E$.

| Present state | Input | Next | Flip-flop | inputs |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \text { state } \\ \text { A B } \end{gathered}$ | $x$ | $\begin{gathered} \text { state } \\ \text { A } \end{gathered}$ | $J_{A} K_{A}$ | $J_{B} K_{B}$ |
| 00 | 01 | 00 | 0 x | 0 x |
| 00 | 01 | 00 | 0 x | 0 x |
| 00 | 10 | 11 | 1 x | 1 x |
| 00 | 11 | 01 | 0 x | 1 x |
| 01 | 00 | 01 | 0 x | x 0 |
| 01 | 01 | 01 | 0 x | X 0 |
| 01 | 10 | 01 | 0 x | x 1 |
| 01 | 11 | 10 | 1 x | x 1 |
| 10 | 00 | 10 | x 0 | 10 |
| 10 | 01 | 10 | x 0 | 10 |
| 10 | 10 | 01 | x 1 | x 1 |
| 10 | 11 | 11 | x 0 | x 1 |
| 11 | 00 | 11 | x 0 | x 0 |
| 11 | 01 | 11 | x 0 | x 0 |
| 11 | 10 | 11 | 10 | x 1 |
| 11 | 11 | 11 | x 1 | x 1 |


5.19 (a) Unused states (see Fig. P5.19): 101, 110, 111.

| Present <br> state | Input | Next <br> state |  |
| :---: | :---: | :---: | :---: |
| Output |  |  |  |
| $A B C$ | $x$ | $A B C$ | $y$ |
| 000 | 0 | 011 | 0 |
| 000 | 1 | 100 | 1 |
| 001 | 0 | 001 | 0 |
| 001 | 1 | 100 | 1 |
| 010 | 0 | 010 | 0 |
| 010 | 1 | 000 | 1 |
| 011 | 0 | 001 | 0 |
| 011 | 1 | 010 | 1 |
| 100 | 0 | 010 | 0 |
| 100 | 1 | 011 | 1 |
| $d(A, B, C, x)=\Sigma(10,11,12,13,14,15)$ |  |  |  |



$D_{C}=C x^{\prime}+A x+A^{\prime} B^{\prime} x^{\prime}$


The machine is self-correcting, i.e., the unused states transition to known states.

(b) With JK flip=flops, the state table is the same as in (a).

Flip-flop inputs


From state table 5.4: $T_{A}(A, B, x)=\Sigma(2,3,6), T_{B}(A, B, x)=\Sigma(0,3,4,6)$.

5.21 The statements associated with an initial keyword execute once, in sequence, with the activity expiring after the last statment competes execution; the statements assocated with the always keyword execute repeatedly, subject to timing control (e.g, \#10).

(a) $\operatorname{Reg} A=125, \quad \operatorname{Reg} B=125$
(b) $\operatorname{Reg} A=125, \quad \operatorname{Reg} B=30$
(a)

```
module DFF (output reg Q, input D, clk, preset, clear);
    always @ (posedge clk, negedge preset, negedge clear )
        if (preset == 0) Q <= 1'b1;
        else if (clear == 0) Q <= 1'b0;
        else Q <= D;
endmodule
module t_DFF ();
    wire Q;
    reg clk, preset, clear;
    reg D;
```

    DFF M0 (Q, D, clk, preset, clear);
    initial \#160 \$finish;
    initial begin clk \(=0\); forever \(\# 5 \mathrm{clk}=\sim \mathrm{clk}\); end
    initial fork
        \#10 preset = 0;
        \#20 preset = 1;
        \#50 clear \(=0\);
        \#80 clear \(=1\);
        \#10 D = 1;
        \#100 D = 0;
        \#200 D = 1;
    join
    endmodule

(b) module DFF (output reg Q, input D, clk, preset, clear);
always @ (posedge clk)
if (preset $==0$ ) Q <= 1'b1;
else if (clear $==0$ ) $\mathrm{Q}<=\mathrm{I}^{\prime} \mathrm{bO}$;
else Q <= D;
endmodule

(a)

$$
Q(t+1)=J Q^{\prime}+K^{\prime} Q
$$

When $Q=0, Q(t+1)=J$
When $Q=1, Q(t+1)=K^{\prime}$
module JK_Behavior_a (output reg Q, input J, K, CLK, reset_b);
always @ (posedge CLK, negedge reset_b)
if (reset_b == 0) Q <= 0; else
if $(\mathrm{Q}==0) \quad \mathrm{Q}<=\mathrm{J}$;
else $\quad \mathrm{Q}<=\sim \mathrm{K}$;
endmodule
(b)

```
module JK_Behavior_b (output reg Q, input J, K, CLK, reset_b);
    always @ (posedge CLK, negedge reset_b)
        if (reset_b == 0) Q <= 0;
        else
    case ({J, K})
        2'b00: Q <= Q;
        2'b01: Q <= 0;
        2'b10: Q <= 1;
        2'b11: Q <= ~Q;
    endcase
endmodule
module t_Prob_5_26 ();
    wire Q_a, Q_b;
    reg J, K, clk, reset_b;
    JK_Behavior_a M0 (Q_a, J, K, clk, reset_b);
    JK_Behavior_b M1 (Q_b, J, K, clk, reset_b);
    initial #100 $finish;
    initial begin clk = 0; forever #5 clk = ~clk; end
    initial fork
        #2 reset_b = 1;
        #3 reset_b = 0; // Initialize to s0
        #4 reset_b = 1;
    J =0; K = 0;
    #20 begin J= 1; K=0; end
    #30 begin J = 1; K=1; end
    #40 begin J = 0; K=1; end
    #50 begin J = 1; K = 1; end
join
endmodule
```



I/ Mealy FSM zero detector (See Fig. 5.16)
module Mealy_Zero_Detector (
output reg y_out,
input x_in, clock, reset
);
reg [1: 0] state, next_state;
parameter $\mathrm{S} 0=2{ }^{\prime} \mathrm{b} 00, \mathrm{~S} 1=2 \mathrm{~b} 01, \mathrm{~S} 2=2 ' b 10, \mathrm{~S} 3=2 ' b 11$;
always @ (posedge clock, negedge reset) // state transition if (reset $==0$ ) state <= S0;
else state <= next_state;

```
always @ (state, x_in) // Form the next state
    case (state)
    S0:begin y_out = 0; if (x_in) next_state = S1; else next_state = S0; end
    S1: begin y_out = ~x_in; if (x_in)
    S2:begin y_out = ~x_in; if (~x_in) next_state = S0; else next_state = S2; end
    S3: begin y_out = ~x_in; if (x_in) next_state = S2; else next_state = S0; end
    endcase
endmodule
module t_Mealy_Zero_Detector;
    wire t_y_out;
    reg t_x_in, t_clock, t_reset;
Mealy_Zero_Detector M0 (t_y_out, t_x_in, t_clock, t_reset);
initial #200 $finish;
initial begin t_clock = 0; forever #5 t_clock = ~t_clock; end
initial fork
    t_reset = 0;
#2 t_reset = 1;
#87 t_reset = 0;
#89 t_reset = 1;
#10 t_x_in = 1;
#30 t_x_in = 0;
#40 t_x_in = 1;
#50 t_x_in = 0;
#52 t_x_in = 1;
#54 t_x_in = 0;
#70 t_x_in = 1;
#80 t_x_in = 1;
#70 t_x_in = 0;
#90 t_x_in = 1;
#100 t_x_in = 0;
#120 t_x_in = 1;
#160 t_x_in = 0;
#170 t_x_in = 1;
join
endmodule
```

Note: Simulation results match Fig. 5.22.

(a)
module Prob_5_28a (output A, input x, y, clk, reset_b);
parameter $\mathrm{s} 0=0$, s1 = 1;
reg state, next_state;
assign $A=$ state;
always @ (posedge clk, negedge reset_b)
if (reset_b $==0$ ) state $<=s 0$; else state $<=$ next_state;
always @ (state, x, y) begin
next_state = s0;
case (state)
s0: case ( $\{\mathrm{x}, \mathrm{y}\}$ )
2'b00, 2'b11: next_state = s0;
2'b01, 2'b10: next_state = s1;
endcase
s1: $\quad$ case $(\{x, y\})$
2'b00, 2'b11: next_state = s1;
2'b01, 2'b10: next_state = s0;
endcase
endcase
end
endmodule
module t_Prob_5_28a ();
wire A;
reg $x$, $y$, clk, reset_b;
Prob_5_28a M0 (A, x, y, clk, reset_b);
initial \#350 \$finish;
initial begin $\mathrm{clk}=0$; forever $\# 5 \mathrm{clk}=\sim \mathrm{clk}$; end
initial fork
\#2 reset_b = 1;
\#3 reset_b $=0 ; \quad$ // Initialize to s0
\#4 reset_b = 1;
$x=0 ; y=0$;
\#20 begin $x=1 ; y=1$; end
\#30 begin $x=0 ; y=0$; end
\#40 begin $x=1 ; y=0$; end
\#50 begin $x=0 ; y=0$; end
\#60 begin $x=1 ; y=1$; end
\#70 begin $x=1 ; y=0$; end
\#80 begin $x=0 ; y=1$; end
join
endmodule

(b)
module Prob_5_28b (output A, input $\mathrm{x}, \mathrm{y}$, Clock, reset_b);
xor ( $\mathrm{w} 1, \mathrm{x}, \mathrm{y}$ );
xor (w2, w1, A);
DFF MO (A, w2, Clock, reset_b);
endmodule
module DFF (output reg Q, input D, Clock, reset_b); always @ (posedge Clock, negedge reset_b)
if (reset_b == 0) Q <= 0;
else Q <= D ;
endmodule
module t_Prob_5_28b ();
wire $A$;
reg $\mathrm{x}, \mathrm{y}$, clk, reset_b;
Prob_5_28b M0 (A, x, y, clk, reset_b);
initial \#350 \$finish;
initial begin $\mathrm{clk}=0$; forever \#5 clk $=\sim \mathrm{clk}$; end
initial fork
\#2 reset_b $=1$;
\#3 reset_b = 0; $\quad / /$ Initialize to s0
\#4 reset_b $=1$;
$x=0 ; y=0$;
\#20 begin $x=1 ; y=1$; end \#30 begin $x=0 ; y=0$; end \#40 begin $x=1 ; y=0$; end \#50 begin $x=0 ; y=0$; end \#60 begin $x=1 ; y=1$; end $\# 70$ begin $x=1 ; y=0$; end \#80 begin $x=0 ; y=1$; end
join
endmodule


```
See results of (b) and (c).
``` module t_Prob_5_28c ();
wire A_a, A_b;
reg \(x, y\), clk, reset_b;
Prob_5_28a M0 (A_a, x, y, clk, reset_b); Prob_5_28b M1 (A_b, x, y, clk, reset_b);
initial \#350 \$finish;
initial begin \(\mathrm{clk}=0\); forever \(\# 5 \mathrm{clk}=\sim \mathrm{clk}\); end initial fork
\#2 reset_b = 1;
\#3 reset_b \(=0 ; \quad / /\) Initialize to \(\mathbf{~} 0\)
\#4 reset_b = 1;
\(x=0 ; y=0\);
\#20 begin \(x=1 ; y=1\); end
\#30 begin \(x=0 ; y=0\); end
\#40 begin \(x=1 ; y=0\); end \#50 begin \(x=0 ; y=0\); end
\#60 begin \(x=1 ; y=1\); end \#70 begin \(x=1 ; y=0\); end \#80 begin \(x=0 ; y=1\); end
join
endmodule

```

module Prob_5_29 (output reg y_out, input x_in, clock, reset_b);
parameter $\mathrm{s} 0=3 ' b 000, s 1=3 ' b 001, s 2=3 ' b 010, s 3=3^{\prime} b 011, s 4=3 ' b 100$;
reg [2: 0] state, next_state;
always @ (posedge clock, negedge reset_b)
if (reset_b == 0) state $<=\mathbf{s 0}$;
else state <= next_state;
always @ (state, x_in) begin
y_out = 0;
next_state = s0;
case (state)
s0: if (x_in) begin next_state = s4; y_out = 1; end else begin next_state = s3; y_out = 0 ; end
s1: if (x_in) begin next_state = s4; y_out = 1; end else begin next_state = s1; y_out = 0 ; end
s2: $\quad$ if ( $x$ _in) begin next_state $=s 0$; y_out $=1$; end else begin next_state $=s 2$; y_out $=0$; end
s3: if ( $x$ _in) begin next_state = s2; y_out = 1; end else begin next_state $=s 1$; y_out = 0 ; end
s4: if ( $x$ _in) begin next_state $=s 3 ; y$ _out $=0$; end else begin next_state $=s 2 ; y \_$out $=0$; end
default: next_state $=3{ }^{\prime} b x x x$;
endcase
end
endmodule

```
```

module t_Prob_5_29 ();
wire y_out;
reg x_in, clk, reset_b;
Prob_5_29 M0 (y_out, x_in, clk, reset_b);
initial \#350\$finish;
initial begin clk $=0$; forever $\# 5 \mathrm{clk}=\sim \mathrm{clk}$; end
initial fork
\#2 reset_b = 1;
\#3 reset b $=0$; $\quad / /$ Initialize to 0
\#4 reset_b = 1;
// Trace the state diagram and monitor y_out
x_in = 0; $\quad / /$ Drive from s0 to s3 to S1 and park
\#40 x_in = 1; $\quad / /$ Drive to s4 to s3 to s2 to s0 to s4 and loop
\#90 x_in = 0; $\quad / /$ Drive from s0 to s3 to s2 and part
\#110 x_in = 1; // Drive s0 to s4 etc
join
endmodule

```


> With non-blocking ( <= ) assignment operator:


Note: The expression substitution implied by the sequential ordering with the blocking assignment operator results. in the elimination of E by a synthesis tool. To retain E , it is necessary to declare E to be an output port of the module.
5.31
```

module Seq_Ckt (input A, B, C, CLK, output reg Q);
reg E;
always @ (posedge CLK)
begin
Q = E|C;
E = A \& B;
end
endmodule

```

Note: The statements must be written in an order than produces the effect of concurrent assignments.

initial begin
enable \(=0 ; A=0 ; B=0 ; C=0 ; D=1 ; E=1 ; F=1 ;\)
\# 10 B = 1;
C = 1;
D \(=0\);
\#10 \(\mathrm{A}=1\);
\(B=0\);
D = 1;
\(\mathrm{E}=0\);
\#10 B = 1;
\(\mathrm{E}=1\);
F = 0;
\#10 enable \(=1\);
\(A=0 ;\)
\(B=0 ;\)
\(F=0 ;\)
\#10 \(\mathrm{B}=1\);
\#10 \(A=1 ;\)
\(B=0\);
\#10 \(\mathrm{B}=1\);
end
initial fork
enable \(=0 ; A=0 ; B=0 ; C=0 ; D=1 ; E=1 ; F=1 ;\)
\#40 enable = 1;
\#20 A = 1;
\#40 A = 0;
\#60 A = 1;
\#10 B = 1;
\#20 B = 0;
\#30 B = 1;
\#40 B \(=0\);
\#50 B = 1;
\#60 B = 0;
\#70 B = 1;
\#10 C = 1;
\#10 D = 0;
\#20 D = 1;
\#20 E = 0;
\#30 E = 1;
\#30 F = 0;
\#40 F = 1;
join
```

module JK_flop_Prob_5_34 (output Q, input J, K, clk);
wire K_bar;
D_flop MO (Q, D, clk);
Mux M1 (D, J, K_bar, Q);
Inverter M2 (K_bar, K);
endmodule
module D_flop (output reg Q, input D, clk);
always @ (posedge clk) Q <= D;
endmodule
module Inverter (output y_bar, input y);
assign y_bar = -y;
endmodule
module Mux (output y, input a, b, select);
assign y = select ? a: b;
endmodule
module t_JK_flop_Prob_5_34 ();
wire Q;
reg J, K, clock;
JK_flop_Prob_5_34 M0 (Q, J, K, clock);
initial \#500 \$finish;
initial begin clock = 0; forever \#5 clock = ~clock; end
initial fork
\#10 begin J = 0; K = 0; end // toggle Q unknown
\#20 begin J = 0; K = 1; end // set Q to 0
\#30 begin J = 1; K = 0; end // set q to 1
\#40 begin J = 1; K = 1; end // no change
\#60 begin J = 0; K = 0; end // toggle Q
join
endmodule

```


\section*{initial begin}
    enable = \(0 ; A=0 ; B=0 ; C=0 ; D=1 ; E=1 ; F=1 ;\)
    \#10 begin \(B=1 ; C=1 ; D=0\); end
    \(\# 10\) begin \(A=1 ; B=0 ; D=1 ; E=0 ;\) end
    \#10 begin \(A=1 ; B=0 ; E=1 ; F=0 ;\) end
    \#10 begin enable = 1; \(A=0 ; B=0 ; F=1 ;\) end
    \(\# 10\) begin \(B=1\); end
    \#10 begin \(A=1 ; B=0\); end
    \#10 B = 1
end
```

initial fork
enable = 0;
\#40 enable = 1;
\#20 A = 1
\#40 A =0;
\#60 A = 1
\#10 B = 1
\#20 B = 0
\#30 B = 1;
\#40 B = 0
\#50 B = 1
\#60 B = 0
\#70 B = 1;
\#10 C = 1;
\#10 D = 0;
\#20 D = 1;
\#20 E = 0;
\#30 E = 1;
\#30 F = 0;
\#40 F = 1;
join

```

Note: See Problem 5.8 (counter with repeated sequence: \((A, B)=00,01,10,00 \ldots\)
```

// See Fig. P5.8
module Problem_5_36 (output A, B, input Clock, reset_b);
or (T_A, A, B);
or (T_B, A_b, B);
T_flop M0 (A, A_b, T_A, Clock, reset_b);
T_flop M1 (B, B_b, T_B, Clock, reset_b);
endmodule
module T_flop (output reg Q, output QB, input T, Clock, reset_b);
assign QB = ~ Q;
always @ (posedge Clock, negedge reset_b)
if (reset_b == 0) Q <= 0;
else if (T) Q <= ~Q;
endmodule
module t_Problem_5_36 ();
wire A, B;
reg Clock, reset_b;
Problem_5_36 M0 (A, B, Clock, reset_b);
initial \#350\$finish;
initial begin Clock = 0; forever \#5 Clock = ~Clock; end
initial fork
\#2 reset b = 1;
\#3 reset_b = 0;
\#4 reset_b = 1;
join
endmodule

```

module Problem_5_37_Fig_5_25 (output reg y, input x_in, clock, reset_b);
parameter \(a=3 ' b 000, b=3 ' b 001, c=3 ' b 010, d=3 ' b 011, e=3 ' b 100, f=3 ' b 101, g=3 ' b 110 ;\) reg [2: 0] state, next_state;
always @ (posedge clock, negedge reset_b)
if (reset_b == 0) state <= a;
else state <= next_state;
always @ (state, x_in) begin
\(y=0\);
next_state \(=\mathrm{a}\);
case (state)
a: begin \(y=0\); if \((x\) in \(==0)\) next_state \(=a ;\) else next_state \(=b\); end
b: begin \(y=0 ;\) if \(\left(x \_i n==0\right)\) next_state \(=c\); else next_state \(=d\); end
c: begin \(y=0 ;\) if \(\left(x \_i n==0\right)\) next_state \(=a ;\) else next_state \(=d ;\) end
d: if (x_in == 0) begin \(y=0\); next_state \(=e\); end else begin \(y=1\); next_state \(=f\); end
e: \(\quad\) if \(\left(x \_\right.\)in \(\left.==0\right)\) begin \(y=0\); next_state \(=a\); end else begin \(y=1\); next_state \(=\mathrm{f}\); end
\(\mathrm{f}: \quad\) if \((\mathrm{x}\) _in \(==0)\) begin \(\mathrm{y}=0\); next_state \(=\mathrm{g}\); end else begin \(y=1\); next_state \(=f\); end
g: \(\quad\) if \(\left(x \_i n==0\right)\) begin \(y=0\); next_state \(=a ;\) end else begin \(y=1\); next_state \(=f\); end
default: next_state \(=\mathrm{a}\);
endcase
end
endmodule
module Problem_5_37_Fig_5_26 (output reg y, input x_in, clock, reset_b);
parameter \(a=3 ' b 000, b=3 ' b 001, c=3 ' b 010, d=3 ' b 011, e=3 ' b 100 ;\)
reg [2: 0] state, next_state;
always @ (posedge clock, negedge reset_b)
if (reset_b == 0) state <= a;
else state <= next_state;
```

always @ (state, x_in) begin
y=0;
next_state = a;
case (state)
a: begin y = 0; if (x_in == 0) next_state =a; else next_state = b; end
b: begin }\textrm{y}=0;\mathrm{ ; if (x_in == 0) next_state = c; else next_state = d; end
c: begin y = 0; if (x_in == 0) next_state = a; else next_state = d; end
d: if (x_in == 0) begin y = 0; next_state = e; end
else begin y = 1; next_state = d; end
e: if (x_in == 0) begin y = 0; next_state = a; end
else begin y = 1; next_state = d; end
default: next_state = a;
endcase
end
endmodule
module t_Problem_5_37 ();
wire y_Fig_5_25, y_Fig_5_26;
reg x_in, clock, reset_b;
Problem_5_37_Fig_5_25 M0 (y_Fig_5_25, x_in, clock, reset_b);
Problem_5_37_Fig_5_26 M1 (y_Fig_5_26, x_in, clock, reset_b);
wire [2: 0] state_25 = M0.state;
wire [2: 0] state_26 = M1.state;
initial \#350 \$finish;
initial begin clock = 0; forever \#5 clock = ~clock; end
initial fork
x_in = 0;
\#2 reset_b = 1;
\#3 reset_b = 0;
\#4 reset_b = 1;
\#20 x_in = 1;
\#40 x_in = 0; // abdea, abdea
\#60 x_in = 1;
\#100 x_in = 0; // abdf....fga, abd ... dea
\#120 x_in = 1;
\#160 x_in = 0;
\#170 x_in = 1;
\#200 x_in = 0; // abdf....fgf...fga, abd ...ded...ea
\#220 x_in = 1;
\#240 x_in = 0;
\#250 x_in = 1; // abdef... // abded...
join
endmodule

```

5.38 (a)
module Prob_5_38a (input x_in, clock, reset_b);
parameter \(\mathrm{s} 0=2 ' b 00, s 1=\overline{2} \mathrm{~b} 01, \mathrm{~s} 2=2 ' b 1 \overline{0}, \mathrm{~s} 3=2 ' b 11\);
reg [1: 0] state, next_state;
always @ (posedge clock, negedge reset_b)
if (reset_b == 0) state <= s0;
else state <= next_state;
always @ (state, x_in) begin
next_state = s0;
case (state)
s0: if \(\left(x \_i n==0\right)\) next_state \(=s 0\);
else if (x_in == 1) next_state = s3;
s1: if \(\left(x \_i n==0\right)\) next_state \(=s 1\);
else if \(\left(x \_i n==1\right)\) next_state \(=s 2\);
s2: if ( \(x\) _in \(==0\) ) next_state = s2;
else if ( \(x\) _in \(==1\) ) next_state \(=s 0\);
s3: if (x_in == 0) next_state = s3;
else if \((x\) in \(==1\) ) next_state \(=s 1\);
default:
next_state = s0;
endcase
end
endmodule
```

module t_Prob_5_38a ();
reg x_in, clk, reset_b;
Prob_5_38a M0 (x_in, clk, reset_b);
initial \#350\$finish;
initial begin clk = 0; forever \#5 clk = ~clk; end
initial fork
\#2 reset_b = 1;
\#3 reset_b $=0 ; \quad$ // Initialize to s0
\#4 reset $\mathrm{b}=1$;
\#2 x_in = 0;
\#20 x_in = 1;
\#60 x in = 0;
\#80 x_in = 1;
\#90 x_in = 0;
\#110 x_in = 1 ;
\#120 x_in = 0;
\#140 x_in = 1;
\#150 x_in = 0;
\#170 x_in= 1;
join
endmodule

```

(b)
```

module Prob_5_38b (input x_in, clock, reset_b);
parameter s0 = 2'b00, s1 = 2'b01, s2 = 2'b10, s3 = 2'b11;
reg [1: 0] state, next_state;
always @ (posedge clock, negedge reset_b)
if (reset_b == 0) state <= s0;
else state <= next_state;
always @ (state, x_in) begin
next_state = s0;
case (state)
s0: if (x_in == 0) next_state = s0;
else if (x_in == 1) next_state = s3;
s1: if (x_in == 0) next_state = s1;
else if (x_in == 1) next_state = s2;
s2: if (x_in == 0) next_state = s2;
else if (x_in == 1) next_state = s0;
s3: if (x_in == 0) next_state = s3;
else if (x_in == 1) next_state = s1;
default: next_state = s0;
endcase
end

```

\section*{endmodule}
module t_Prob_5_38b ();
reg x_in, clk, reset_b;
Prob_5_38b M0 (x_in, clk, reset_b);
initial \#350\$finish;
initial begin clk \(=0\); forever \(\# 5 \mathrm{clk}=\sim \mathrm{clk}\); end
initial fork
\#2 reset_b = 1;
\#3 reset_b = 0; \(\quad / /\) Initialize to s0
\#4 reset_b = 1;
\#2 x _in \(=0\);
\#20 x_in = 1;
\#60 x_in = 0;
\#80 x_in = 1;
\#90 x_in = 0;
\#110 x_in = 1;
\#120 x in \(=0\);
\#140 x_in = 1;
\#150 \(x\) in \(=0\);
\#170 x_in= 1;
join
endmodule

```

module Serial_2s_Comp (output reg B_out, input B_in, clk, reset_b);
// See problem 5.17
parameter S_0 = 1'b0, S_1 = 1'b1;
reg state, next_state;
always @ (posedge clk, negedge reset_b) begin
if (reset_b == 0) state <= S_0;
else state <= next_state;
end
always @ (state, B_in) begin
B_out = 0;
case (state)
S_0: if (B_in == 0) begin next_state = S_0; B_out = 0; end
else if (B_in == 1) begin next_state = \overline{S}_1; \overline{B_out = 1; end}
S_1: begin next_state = S_1; B_out = ~B_in; end
default: next_state = S_0;
endcase
end
endmodule

```
```

module t_Serial_2s_Comp ();
wire B_in, B_out;
reg clk, reset_b;
reg [15: 0] data;
assign $B_{-}$in = data[0];
always @ (negedge clk, negedge reset_b)
if (reset_b == 0) data <= 16'ha5ac; else data <= data >> 1; // Sample bit stream
Serial_2s_Comp M0 (B_out, B_in, clk, reset_b);
initial \#150 \$finish;
initial begin clk $=0$; forever $\# 5 \mathrm{clk}=\sim \mathrm{clk}$; end
initial fork
\#10 reset_b = 0;
\#12 reset_b = 1;
join
endmodule

```


module Prob_5_40 (input E, F, clock, reset_b);
parameter s0 = 2'b00, s1 = 2'b01, s2 = 2'b10, s3 = 2'b11;
reg [1: 0] state, next_state;
always @ (posedge clock, negedge reset_b)
if (reset_b == 0) state <= s0;
else state <= next_state;
```

    always @ (state, E, F) begin
    next_state = s0;
    case (state)
        s0: if ( }E==0)\mathrm{ next_state = s0;
                else if (F == 1) next_state = s1; else next_state = s3;
    s1: if ( }E==0)\mathrm{ next_state = s1;
                else if (F == 1) next_state = s2; else next_state = s0;
    s2: if ( }E==0)\mathrm{ next_state = s2;
                else if (F == 1) next_state = s3; else next_state = s1;
    s3: if ( }E==0)\mathrm{ next_state = s3;
                else if (F == 1) next_state = s0; else next_state = s2;
        default: next_state = s0;
    endcase
    end
endmodule
module t_Prob_5_40 ();
reg E, F, clk, reset_b;
Prob_5_40 M0 ( E, F, clk, reset_b);
initial \#350\$finish;
initial begin clk = 0; forever \#5 clk = ~clk; end
initial fork
\#2 reset_b = 1;
\#3 reset_b = 0; // Initialize to s0
\#4 reset_b = 1;
\#2 E = 0;
\#20 begin E = 1; F = 1; end
\#60 E = 0;
\#80 E = 1;
\#90 E = 0;
\#110 E = 1;
\#120 E = 0;
\#140 E = 1;
\#150 E = 0;
\#170 E= 1;
\#170 F = 0;
join
endmodule

```

module Prob_5_41 (output reg y_out, input x_in, clock, reset_b);
parameter \(\bar{s} 0=3 ' b 000, s 1=3 ' b 001, s 2=3 ' b 010, s 3=3 ' b 011, s 4=3 ' b 100\);
reg [2: 0] state, next_state;
always @ (posedge clock, negedge reset_b)
if (reset_b == 0) state <= s0;
else state <= next_state;
always @ (state, x_in) begin
y_out = 0;
next_state = s0;
case (state)
s0: if (x_in) begin next_state = s4; y_out = 1; end else begin next_state = s3; y_out = 0 ; end
s1: if ( \(x\) _in) begin next_state = s4; y_out = 1; end else begin next_state = s1; y_out = 0 ; end s2: if ( \(x\) _in) begin next_state \(=s 0\); y_out = 1 ; end else begin next_state \(=s 2\); y_out \(=0\); end s3: if (x_in) begin next_state = s2; y_out = 1; end else begin next_state \(=s 1\); y_out = 0 ; end s4: if (x_in) begin next_state = s3; y_out = 0 ; end else begin next_state \(=s 2 ;\) y_out \(=0\); end default: next_state \(=3\) 'bxxx;
endcase
end
endmodule
module t_Prob_5_41 ();
wire y_out;
reg x_in, clk, reset_b;
Prob_5_41 M0 (y_out, x_in, clk, reset_b);
initial \#350\$finish;
initial begin clk \(=0\); forever \(\# 5 \mathrm{clk}=\sim \mathrm{clk}\); end
initial fork
\#2 reset_b = 1;
\#3 reset_b \(=0\); \(\quad / /\) Initialize to s 0
\#4 reset_b = 1;
// Trace the state diagram and monitor y_out
x_in = 0; // Drive from s0 to s3 to S1 and park
\# \(\overline{40}\) x_in \(=1\); \(\quad / /\) Drive to s 4 to s3 to s2 to s0 to s4 and loop
\#90 x_in = 0; \(\quad / /\) Drive from s0 to s3 to s2 and part
\#110 x_in = 1; // Drive s0 to s4 etc
join
endmodule

```

module Prob_5_42 (output A, B, B_bar, y, input x, clk, reset_b);
// See Fig. 5.29
wire w1, w2, w3, D1, D2;
and (w1, A, x);
and ( $\mathrm{w} 2, \mathrm{~B}, \mathrm{x}$ );
or (D_A, w1, w2);
and (w3, B_bar, x);
and ( $\mathrm{y}, \mathrm{A}, \mathrm{B}$ );
or (D_B, w1, w3);
DFF MO_A (A, D_A, clk, reset_b);
DFF MO_B (B, D_B, clk, reset_b);
not (B_bar, B);
endmodule
module DFF (output reg Q, input data, clk, reset_b);
always @ (posedge clk, negedge reset_b)
if (reset_b $==0$ ) $Q<=0$; else $Q<=$ data;
endmodule
module t_Prob_5_42 ();
wire A, B, B_bar, y;
reg bit_in, clk, reset_b;
wire [1:0] state;
assign state $=\{A, B\}$;
wire detect $=y$;
Prob_5_42 M0 (A, B, B_bar, y, bit_in, clk, reset_b);
// Patterns from Problem 5.45.
initial \#350\$finish;
initial begin clk $=0$; forever $\# 5 \mathrm{clk}=\sim \mathrm{clk}$; end
initial fork
\#2 reset_b = 1;
\#3 reset_b = 0;
\#4reset_b $=1$;
// Trace the state diagram and monitor detect (assert in S3)
bit_in = 0; $\quad / /$ Park in S0
\#20 bit_in = 1; $\quad / /$ Drive to S0
\#30 bit_in = 0; $\quad / /$ Drive to S1 and back to S0 (2 clocks)
\#50 bit in = 1 .
\#70 bit in $=0$; $\quad / /$ Drive to S 2 and back to S0 (3 clocks)
\#80 bit_in = 1;
\#130 bit_in = 0;// Drive to S3, park, then and back to S0
join
endmodule

```

5.43
module Binary_Counter_3_bit (output [2: 0] count, input clk, reset_b)
always @ (posedge clk) if (reset_b ==0) count \(<=0\); else count \(<=\) next_count;
always @ (count) begin
case (state)
3'b000: \(\quad\) count \(=3\) 'b001;
3'b001: \(\quad\) count \(=3\) 'b010;
3'b010: count = 3'b011;
3'b011: \(\quad\) count \(=3\) 'b100;
3'b100: \(\quad\) count \(=3\) 'b001;
3'b101: count = 3'b010;
3'b110: \(\quad\) count \(=3\) 'b011;
3'b111: \(\quad\) count \(=3\) 'b100;
default: count = 3'b000;
endcase
end
endmodule
module t_Binary_Counter_3_bit ()
wire [2: 0] count;
reg clk, reset_b;
Binary_Counter_3_bit M0 ( count, clk, reset_b)
initial \#150 \$finish;
initial begin clk \(=0\); forever \(\# 5 \mathrm{clk}=\sim \mathrm{clk}\); end
initial fork
reset = 1;
\#10 reset \(=0\);
\#12 reset = 1;
endmodule


Alternative: structural model.
```

module Prob_5_41 (output A2, A1, A0, input T, clk, reset_bar);
wire toggle_A2;
T_flop M0 (A0, T, clk, reset_bar);
T_flop M1 (A1, A0, clk, reset_bar);
T_flop M2 (A2, toggle_A2, cl\overline{k}, reset_bar);
and (toggle_A2, A0, A1);
endmodule
module T_flop (output reg Q, input T, clk, reset_bar);
always @ (posedge clk, negedge reset_bar)
if (!reset_bar) Q <= 0; else if (T) Q <= ~Q; else Q <= Q;
endmodule
module t_Prob_5_41;
wire A2, A1, AO;
wire [2: 0] count = {A2, A1, A0};
reg T, clk, reset_bar;
Prob_5_41 M0 (A2, A1, A0, T, clk, reset_bar);
initial \#200 \$finish;
initial begin clk = 0; forever \#5 clk = ~clk; end
initial fork reset_bar = 0; \#2 reset_bar = 1; \#40 reset_bar = 0; \#42 reset_bar = 1; join
initial fork T = 0; \#20 T = 1; \#70 T = 0; \#110 T = 1; join
endmodule

```

If the input to \(A 0\) is changed to 0 the counter counts incorrectly. It resumes a correct counting sequence when \(T\) is changed back to 1 .

```

module DFF_synch_reset (output reg Q, input data, clk, reset);
always @ (posedge clk)
if (reset) Q <= 0; else Q <= data;
endmodule
module t_DFF_synch_reset ();
reg data, clk, reset;
wire Q;
DFF_synch_reset M0 (Q, data, clk, reset);
initial \#150 \$finish;
initial begin clk = 0; forever \#5 clk = ~clk; end
initial fork
reset = 1;
\#20 reset = 1;
\#40 reset = 0;
\#10 data = 1;
\#50 data = 0;
\#60 data = 1;
\#100 data = 0;
join
endmodule

```

```

module Seq_Detector_Prob_5_45 (output detect, input bit_in, clk, reset_b);
parameter S0 = 0, S1 = 1, S2 = 2, S3 = 3;
reg [1: 0] state, next_state;
assign detect $=($ state $==$ S3 $) ;$
always @ (posedge clk, negedge reset_b)
if (reset_b $==0$ ) state <= S0; else state <= next_state;
always @ (state, bit_in) begin
next_state = S0;
case (state)
0 : $\quad$ if (bit_in) next_state $=\mathrm{S} 1$; else state $=\mathrm{S} 0$;
1: if (bit_in) next_state $=S 2$; else next_state $=S 0$;
2: if (bit_in) next_state = S3; else state = S0;
3: if (bit_in) next_state $=S 3$; else next_state $=S 0$;
default: next_state = S0;
endcase
end
endmodule

```
```

module t_Seq_Detector_Prob_5_45 ();
wire detect
reg bit_in, clk, reset_b;
Seq_Detector_Prob_5_45 M0 (detect, bit_in, clk, reset_b);
initial \#350\$finish;
initial begin clk $=0$; forever $\# 5 \mathrm{clk}=\sim \mathrm{clk}$; end
initial fork
\#2 reset_b = 1;
\#3 reset_b $=0$;
\#4reset_- $=1$;
// Trace the state diagram and monitor detect (assert in S3)
bit in $=0 ; \quad / /$ Park in S0
\#20 bit_in = 1; $\quad / /$ Drive to S0
\#30 bit_in = 0; $\quad / /$ Drive to S1 and back to S0 (2 clocks)
\#50 bit_in = 1;
\#70 bit_in $=0 ; \quad / /$ Drive to S 2 and back to S0 (3 clocks)
\#80 bit_in = 1;
\#130 bit in = 0;// Drive to S3, park, then and back to S0
join
endmodule

```


\section*{CHAPTER 6}
6.1 The structure shown below gates the clock through a nand gate. In practice, the circuit can exhibit two problems if the load signal is asynchronous: (1) the gated clock arrives in the setup interval of the clock of the flip-flop, causing metastability, and (2) the load signal truncates the width of the clock pulse. Additionally, the propagation delay through the nand gate might compromise the synchronicity of the overall circuit.

6.2 Modify Fig. 6.2, with each stage replicating the first stage shown below:


Note: In this design, load has priority over clear.
6.3 Serial data is transferred one bit at a time. Parallel data is transferred \(n\) bits at a time ( \(n>1\) ).

A shift register can convert serial data into parallel data by first shifting one bit a time into the register and then taking the parallel data from the register outputs.

A shift register with parallel load can convert parallel data to a serial format by first loading the data in parallel and then shifting the bits one at a time.
\(6.4 \quad 101101 \Rightarrow 1101 ; 0110 ; 1011 ; 1101 ; 0110 ; 1011\)
6.5 (a) See Fig. 11.19: IC 74194
(b) See Fig. 11.20. Connect two 74194 ICs to form an 8-bit register.
6.6 First stage of register:

6.7 First stage of register:

6.8 \(\quad A=0010,0001,1000,1100\). Carry \(=1,1,1,0\)
6.9 (a) In Fig. 6.5, complement the serial output of shift register B (with an inverter), and set the initial value of the carry to 1 .
(b)

6.12 Similar to diagram of Fig. 6.8.
(a) With the bubbles in \(C\) removed (positive-edge).
(b) With complemented flip-flops connected to \(C\).

See solution to Problem 5.7.
Note that \(\mathrm{y}=\mathrm{x}\) if \(\mathrm{Q}=0\), and \(\mathrm{y}=\mathrm{x}^{\prime}\) if \(\mathrm{Q}=1 . \mathrm{Q}\) is set on the first 1 from x .
Note that \(\mathrm{x} \oplus 0=\mathrm{x}\), and \(\mathrm{x} \oplus 1=\mathrm{x}^{\prime}\).
(a) A count down counter.
(b) A count up counter.
(a) \(4 ;\) (b) \(9 ; \quad\) (c) 10


The worst case is when all 10 flip-flops are complemented. The maximum delay is \(10 \times 3 n s=30 \mathrm{~ns}\).
The maximum frequency is \(10^{9} / 30=33.3 \mathrm{MHz}\)
\begin{tabular}{lllll} 
Q8 Q4 Q2 Q1 : & 1010 & 1100 & 1110 & Self correcting \\
Next state: & 1011 & 1101 & 1111 & \\
Next state: & 0100 & 0100 & 0000 \\
\(1010 \rightarrow 1011 \rightarrow 0100\) & & & \\
\(1100 \rightarrow 1101 \rightarrow 0100\) & & & \\
\(1110 \rightarrow 1111 \rightarrow 0000\) & & &
\end{tabular}
6.17 With \(E\) denoting the count enable in Fig. 6.12 and D -flip-flops replacing the J-K flip-flops, the toggling action of the bits of the counter is determined by: \(T_{0}=E, T_{1}=A_{0} E, T_{2}=A_{0} A_{1} E, T_{3}=A_{0} A_{1} A_{2} E\). Since \(D_{\mathrm{A}}=\) \(A \oplus T_{A}\) the inputs of the flip-flops of the counter are determined by: \(D_{A 0}=A_{0} \oplus E ; D_{A 1}=A_{1} \oplus\left(A_{0} E\right) ; D_{A 2}=\) \(A_{2} \oplus\left(A_{0} A_{1} E\right) ; D_{A 3}=A_{3} \oplus\left(A_{0} A_{1} A_{2} E\right)\).
6.18 When \(u p=\) down \(=1\) the circuit counts up.
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline & & & up & down & \(x\) & \(y\) & Operation \\
\hline \multirow[t]{4}{*}{} & \multirow{4}{*}{Combinational Circuit} & \multirow[t]{3}{*}{\(x\)} & 0 & 0 & 0 & 0 & No change \\
\hline & & & 0 & 1 & 0 & 0 & Count down \\
\hline & & & 1 & 0 & 1 & 0 & Count up \\
\hline & & y & 1 & 1 & 0 & 0 & No change \\
\hline
\end{tabular}

\[
\begin{aligned}
& x=u p(d o w n)^{\prime} \\
& y=(u p)^{\prime} d o w n
\end{aligned}
\]
6.19 (b) From the state table in Table 6.5:
\(D_{Q 1}=Q_{1}^{\prime}\)
\(D_{Q 2}=\sum(1,2,5,6)\)
\(D_{Q 4}=\sum(3,4,5,6)\)
\(D_{Q 8}=\sum(7,8)\)
Don't care: \(\mathrm{d}=\sum(10,11,12,13,14,15)\)
Simplifying with maps:
\(D_{Q 2}=Q_{2} Q^{\prime}{ }_{1}+Q^{\prime}{ }_{8} Q^{\prime}{ }_{2} Q_{1}\)
\(D_{Q 4}=Q_{4} Q^{\prime}{ }_{1}+Q 4 Q^{\prime} 2+Q^{\prime}{ }_{4} Q_{2} Q_{1}\)
\(D_{Q 8}=Q_{8} Q_{1}^{\prime}+Q_{4} Q_{2} Q_{1}\)
(a)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \begin{tabular}{l}
Present \\
state
\end{tabular} & \begin{tabular}{l}
Next \\
state
\end{tabular} & \multicolumn{4}{|c|}{Flip-flop inputs} & \multirow{12}{*}{\[
\begin{aligned}
& J_{A 1}=1 \\
& K_{A 1}=1 \\
& J_{A 2}=A_{1} A_{8}^{\prime} \\
& K_{A 2}=A_{1} \\
& J_{A 4}=A_{1} A_{2} \\
& K_{A 4}=A_{1} A_{2} \\
& J_{A 8}=A_{1} A_{2} A_{4} \\
& K_{A 8}=A_{1}
\end{aligned}
\]} \\
\hline \(A_{8} A_{4} A_{2} A_{1}\) & \(A_{8} A_{4} A_{2} A_{1}\) & \(J_{\text {A8 }} K_{\text {A8 }}\) & \(J_{A 4} K_{A 4}\) & \(J_{A 2} K_{A 2}\) & \(J_{A 1} K_{\text {A1 }}\) & \\
\hline 0000 & 0001 & 0 X & 0 x & 0 x & 1 x & \\
\hline 0001 & 0010 & 0 x & 0 x & 1 x & x 1 & \\
\hline 0010 & 0011 & 0 x & 0 x & x 0 & 1 x & \\
\hline 0011 & 0100 & 0 x & 1 x & x 1 & x 1 & \\
\hline 0100 & 0101 & 0 x & x 0 & 0 x & 1 x & \\
\hline 0101 & 0110 & 0 x & x 0 & 1 x & x 1 & \\
\hline 0110 & 0111 & 0 x & x 0 & x 0 & 1 x & \\
\hline 0111 & 1000 & 1 x & x 1 & x 1 & \(\mathrm{x} \quad 1\) & \\
\hline 1000 & 1001 & x 0 & 0 x & 0 x & 1 x & \\
\hline 1001 & 0000 & x 1 & 0 x & 0 x & x 1 & \\
\hline
\end{tabular}
(a)
\[
J_{A 0}=L I_{0}+L^{\prime} C \quad K A_{0}=L I_{0}^{\prime}+L^{\prime} C
\]
(b)
\[
\begin{aligned}
J= & {\left[L(L I)^{\prime}\right]^{\prime}(L+C)=\left(L^{\prime}+L I\right)(L+C) } \\
& L I+L^{\prime} C+L I C=L I+L^{\prime} C(\text { use a map }) \\
K= & (L I)^{\prime}(L+C)=\left(L^{\prime}+I^{\prime}\right)(L+C)=L I^{\prime}+L^{\prime} C
\end{aligned}
\]


Count sequence: \(0,1,2,3,4,5,6,7,8,9,10,11\)
Count sequence: 4, 5, 6, 7, 8, 9, 10, 11, 1,2 13, 14, 15


Count sequence: \(0,1,2,3,4,5,6,7,8,9,10,11\)

Use a 3-bit counter and a flip-flop (initially at 0). A start signal sets the flip-flop, which in turn enables the counter. On the count of 7 (binary 111) reset the flip-flop to 0 to disable the count (with the value of 00 0).
\begin{tabular}{ccccc} 
Present & Next & \multicolumn{3}{c}{} \\
state & state & \multicolumn{2}{c}{ Flip-flop inputs } \\
\(A B C\) & \(A B C\) & \(T_{A}\) & \(T_{B}\) & \(T_{C}\) \\
\hline 000 & 001 & 0 & 0 & 1 \\
001 & 011 & 0 & 1 & 0 \\
010 & xxx & x & x & x \\
011 & 111 & 1 & 1 & 0 \\
100 & 000 & 1 & 1 & 0 \\
101 & xxx & x & x & X \\
110 & 100 & 0 & 1 & 0 \\
111 & 110 & 0 & 0 & 1
\end{tabular}

\(T_{A}=A \oplus B\)

\(T_{C}=A \oplus C\)


No self-correcting

\[
T_{B}=B \oplus C
\]

\[
T_{C}=A C+A^{\prime} B^{\prime} C^{\prime}
\]


Self-correcting
(a) Use a 6-bit ring counter.
(b)

6.26 The clock generator has a period of 12.5 ns. Use a 2-bit counter to count four pulses.
\[
80 / 4=20 \mathrm{MHz} ; \text { cycle time }=1000 \times 10^{-9} / 20=50 \mathrm{~ns} .
\]
6.27
\begin{tabular}{ccccccccc} 
Present & Next & \multicolumn{7}{c}{ Flip-flop inputs } \\
state & state \\
\(A B C\) & \(A B C\) & \(J_{A}\) & \(K_{A}\) & \(J_{B}\) & \(K_{B}\) & \(J_{C}\) & \(K_{C}\) \\
\hline 000 & 001 & 0 & x & 0 & x & 1 & x \\
001 & 010 & 0 & x & 1 & x & x & 1 \\
010 & 011 & 0 & x & x & 0 & 1 & x \\
011 & 100 & 1 & x & x & 1 & x & 1 \\
100 & 100 & x & x & 0 & 0 & 1 & x \\
101 & 110 & x & x & 1 & x & x & 1 \\
110 & 000 & x & x & x & 1 & 0 & x \\
111 & xxx & x & x & x & x & x & x
\end{tabular}

\(J_{A}=B C\)
\(K_{A}=B\)


Self-correcting

\subsection*{6.28}


(a) The 8 valid states are listed in Fig. 8.18(b), with the sequence: \(0,8,12,14,15,7,3,1,0, \ldots\).

The 8 unused states and their next states are shown below:
\begin{tabular}{cccc} 
State & \begin{tabular}{c} 
Next \\
state
\end{tabular} & \begin{tabular}{c} 
All \\
invalid
\end{tabular} \\
ABCE & ABCE & & \\
\hline 0000 & 1001 & 9 \\
0100 & 1010 & 10 & \\
0101 & 0010 & 2 & \\
0110 & 1011 & 11 & \\
1001 & 0100 & 4 & \\
1010 & 1101 & 13 & \\
1011 & 0101 & 5 & \\
1101 & 0110 & 6 &
\end{tabular}
(b) Modification: \(\mathrm{D}_{\mathrm{C}}=(\mathrm{A}+\mathrm{C}) \mathrm{B}\).


The valid states are the same as in (a). The unused states have the following sequences: \(2 \rightarrow 9 \rightarrow 4 \rightarrow 8\) and \(10 \rightarrow 13 \rightarrow 6 \rightarrow 11 \rightarrow 5 \rightarrow 0\). The final states, 0 and 8 , are valid.


The 5-bit Johnson counter has the following state sequence:

module Reg_4_bit_beh (output reg A3, A2, A1, A0, input I3, I2, I1, IO, Clock, Clear); always @ (posedge Clock, negedge Clear)
if (Clear \(==0\) ) \(\{\mathrm{A} 3, \mathrm{~A} 2, \mathrm{~A} 1, \mathrm{~A} 0\}<=4 \mathrm{~b} 0\);
else \(\{\mathrm{A} 3, \mathrm{~A} 2, \mathrm{~A} 1, \mathrm{~A} 0\}<=\{13, \mathrm{I} 2, \mathrm{I} 1, \mathrm{I} 0\}\);
endmodule
module Reg_4_bit_Str (output A3, A2, A1, A0, input I3, I2, I1, IO, Clock, Clear);
DFF M3DFF ( \(\overline{\mathrm{A}} 3\), İ3, Clock, Clear);
DFF M2DFF (A2, I2, Clock, Clear);
DFF M1DFF (A1, I1, Clock, Clear); DFF MODFF (AO, IO, Clock, Clear);
endmodule
module DFF(output reg Q , input D , clk, clear);
always @ (posedge clk, posedge clear)
if (clear \(==0\) ) \(\mathrm{Q}<=0\); else \(\mathrm{Q}<=\mathrm{D}\);
endmodule
module t_Reg_4_bit ();
wire A3_beh, A2_beh, A1_beh, AO_beh;
wire A3_str, A2_str, A1_str, A0_str;
reg I3, I2, I1, IO, Clock, Clear;
wire [3: 0] I_data = \(\{13,12,11,10\}\);
wire [3: 0] A_beh = \{A3_beh, A2_beh, A1_beh, A0_beh\};
wire [3: 0] A_str = \{A3_str, A2_str, A1_str, A0_str\};
Reg_4_bit_beh M_beh (A3_beh, A2_beh, A1_beh, A0_beh, I3, I2, I1, IO, Clock, Clear);
Reg_4_bit_Str M_str (A3_str, A2_str, A1_str, AO_str, I3, I2, I1, IO, Clock, Clear);
initial \#100 \$finish;
initial begin Clock \(=0\); forever \#5 Clock \(=\sim\) Clock; end
initial begin Clear \(=0 ; \# 2\) Clear \(=1\); end
integer K;
initial begin
for \((K=0 ; K<16 ; K=K+1)\) begin \(\{13, I 2, I 1, I 0\}=K ; \# 10\); end
end
endmodule

(a)
module Reg_4_bit_Load (output reg A3, A2, A1, A0, input I3, I2, I1, IO, Load, Clock, Clear); always @ (posedge Clock, negedge Clear)
if (Clear \(==0\) ) \(\{A 3, A 2, A 1, A 0\}<=4 ' b 0\);
else if (Load) \(\{\mathrm{A} 3, \mathrm{~A} 2, \mathrm{~A} 1, \mathrm{~A} 0\}<=\{\mathrm{I} 3, \mathrm{I} 2, \mathrm{I} 1, \mathrm{I} 0\}\);
endmodule
module t_Reg_4_Load ();
wire A3_beh, A2_beh, A1_beh, A0_beh;
reg I3, I2, I1, IO, Load, Clock, Clear;
wire [3: 0] I_data = \{I3, I2, I1, IO\};
wire [3: 0] A_beh = \{A3_beh, A2_beh, A1_beh, A0_beh \(\}\);
Reg_4_bit_Load M0 (A3_beh, A2_beh, A1_beh, A0_beh, I3, I2, I1, IO, Load, Clock, Clear);
initial \#100 \$finish;
initial begin Clock \(=0\); forever \#5 Clock \(=\sim\) Clock; end
initial begin Clear = 0; \#2 Clear = 1; end
integer K;
initial fork
\#20 Load = 1;
\#30 Load = 0;
\#50 Load = 1;
join
initial begin
for ( \(K=0 ; K<16 ; K=K+1\) ) begin \(\{I 3, I 2, I 1, I 0\}=K ; \# 10\); end
end
endmodule

(b)
module Reg_4_bit_Load_str (output A3, A2, A1, A0, input I3, I2, I1, IO, Load, Clock, Clear); wire \(\mathrm{y} 3, \mathrm{y} 2, \mathrm{y} 1, \mathrm{y} 0\);
mux_2 M3 (y3, A3, I3, Load);
mux_2 M2 (y2, A2, I2, Load);
mux_2 M1 (y1, A1, I1, Load);
mux_2 M0 (y0, A0, IO, Load);
DFF M3DFF (A3, y3, Clock, Clear);
DFF M2DFF (A2, y2, Clock, Clear);
DFF M1DFF (A1, y1, Clock, Clear);
DFF MODFF (A0, y0, Clock, Clear);
endmodule
module DFF(output reg \(Q\), input \(D\), clk, clear); always @ (posedge clk, posedge clear)
if (clear \(==0\) ) \(\mathrm{Q}<=0\); else \(\mathrm{Q}<=\mathrm{D}\);
endmodule
module mux_2 (output \(y\), input \(a, b\), sel);
assign y = sel ? a: b;
endmodule
module t_Reg_4_Load_str ();
wire \(\mathrm{A} 3, \mathrm{~A} 2, \mathrm{~A} 1, \mathrm{~A} 0\);
reg I3, I2, I1, IO, Load, Clock, Clear;
wire [3: 0] I_data = \{I3, I2, I1, IO\};
wire [3: 0] A = \{A3, A2, A1, A0\};
Reg_4_bit_Load_str M0 (A3, A2, A1, A0, I3, I2, I1, I0, Load, Clock, Clear);
```

initial \#100 \$finish;
initial begin Clock = 0; forever \#5 Clock = ~Clock; end
initial begin Clear = 0; \#2 Clear = 1; end
integer K;
initial fork
\#20 Load = 1;
\#30 Load = 0;
\#50 Load = 1;
\#80 Load = 0;
join
initial begin
for (K = 0; K < 16; K = K + 1) begin {I3, I2, I1,IO} = K; \#10; end
end
endmodule

```

(c)
module Reg_4_bit_Load_beh (output reg A3, A2, A1, A0, input I3, I2, I1, IO, Load, Clock, Clear); always @ (posedge Clock, negedge Clear)
if (Clear \(==0\) ) \(\{A 3, A 2, A 1, A 0\}<=4\) 'b0;
else if (Load) \(\{A 3, A 2, A 1, A 0\}<=\{I 3, I 2, I 1, I 0\}\);
endmodule
module Reg_4_bit_Load_str (output A3, A2, A1, A0, input I3, I2, I1, IO, Load, Clock, Clear);
wire \(\mathrm{y} 3, \mathrm{y} 2, \mathrm{y} 1, \mathrm{y} 0\);
mux_2 M3 (y3, A3, I3, Load);
mux_2 M2 (y2, A2, I2, Load);
mux_2 M1 (y1, A1, I1, Load);
mux_2 M0 (y0, A0, IO, Load);
DFF M3DFF (A3, y3, Clock, Clear);
DFF M2DFF (A2, y2, Clock, Clear);
DFF M1DFF (A1, y1, Clock, Clear);
DFF MODFF (A0, y0, Clock, Clear);
endmodule
module DFF(output reg Q, input D, clk, clear);
always @ (posedge clk, posedge clear)
if (clear \(==0\) ) \(\mathrm{Q}<=0\); else \(\mathrm{Q}<=\mathrm{D}\);
endmodule
module mux_2 (output \(y\), input \(a, b\), sel);
assign \(y=\) sel ? \(a\) : \(b\);
endmodule
```

module t_Reg_4_Load_str ();
wire A3_beh, A2_beh, A1_beh, A0_beh;
wire A3_str, A2_str, A1_str, A0_str;
reg I3, I2, I1, IO, Load, Clock, Clear;
wire [3: 0] I_data, A_beh, A_str;
assign I_data = {I3, I2, I1, IO};
assign A_beh = {A3_beh, A2_beh, A1_beh, AO_beh};
assign A_str = {A3_str, A2_str, A1_str, A0_str};

```
    Reg_4_bit_Load_str M0 (A3_beh, A2_beh, A1_beh, A0_beh, I3, I2, I1, IO, Load, Clock, Clear);
    Reg_4_bit_Load_str M1 (A3_str, A2_str, A1_str, A0_str, I3, I2, I1, IO, Load, Clock, Clear);
    initial \#100 \$finish;
    initial begin Clock = 0; forever \#5 Clock = ~Clock; end
    initial begin Clear \(=0 ;\) \#2 Clear \(=1\); end
    integer K;
    initial fork
    \#20 Load = 1;
    \#30 Load = 0;
    \#50 Load = 1;
    \#80 Load \(=0\);
    join
    initial begin
    for \((K=0 ; K<16 ; K=K+1)\) begin \(\{I 3, I 2, I 1, I 0\}=K ; \# 10\); end
    end
endmodule

// Stimulus for testing the binary counter of Example 6-3
module testcounter;
reg Count, Load, CLK, CIr;
reg [3: 0] IN ;
wire C0;
wire [3: 0] A;
Binary_Counter_4_Par_Load MO (
A, // Data output
C0, // Output carry
IN, // Data input
Count, // Active high to count
Load, // Active high to load
CLK, // Positive edge sensitive
Clr // Active low
);
```

always
\#5 CLK = ~CLK;
initial
begin
Clr = 0; // Clear de-asserted
CLK = 1; // Clock initialized high
Load = 0; Count = 1; // Enable count
\#5 Clr = 1; // Clears count, then counts for five cycles
\#50 Load = 1; IN = 4'b1100; // Count is set to 4'b1100 (12 (%)
\#10 Load = 0;
\#70 Count = 0; }\quad// Count is deasserted at t=13
\#20 \$finish; // Terminate simulation
end
endmodule
// Four-bit binary counter with parallel load
// See Figure 6-14 and Table 6-6
module Binary_Counter_4_Par_Load (
output reg [3:0] A_count, // Data output
output C_out, // Output carry
input [3:0] Data_in, // Data input
input Count, // Active high to count
Load, // Active high to load
CLK, // Positive edge sensitive
Clear // Active Iow
);

```
```

    assign C_out = Count \& (~Load) \& (A_count == 4'b1111);
    always @ (posedge CLK, negedge Clear)
    if ( \(\sim\) Clear) A_count \(<=\) 4'b0000;
    else if (Load) A_count <= Data_in;
    else if (Count) A_count <= A_count + 1'b1;
    else A_count <= A_count; // redundant statement
    endmodule

```
// Note: a preferred description if the clock is given by:
// initial begin CLK \(=0\); forever \#5 CLK \(=\sim\) CLK; end

```

module Shiftreg (SI, SO, CLK);
input SI, CLK;
output SO;
reg [3: 0] Q
assign SO = Q[0];
always @ (posedge CLK)
Q = {SI, Q[3: 1]};
endmodule

```
```

// Test plan
//
// Verify that data shift through the register
// Set SI =1 for 4 clock cycles
// Hold SI =1 for 4 clock cycles
// Set SI = 0 for 4 clock cycles
// Verify that data shifts out of the register correctly
module t_Shiftreg;
reg SI, CLK;
wire SO;
Shiftreg M0 (SI, SO, CLK);
initial \#130 \$finish;
initial begin CLK = 0; forever \#5 CLK = ~CLK; end
initial fork
SI = 1'b1;
\#80 SI = 0;
join
endmodule

```

6.35 (a) Note that Load has priority over Clear.
```

module Prob_6_35a (output [3: 0] A, input [3:0] I, input Load, Clock, Clear);
Register_Cell R0 (A[0], I[0], Load, Clock, Clear);
Register_Cell R1 (A[1], I[1], Load, Clock, Clear);
Register_Cell R2 (A[2], I[2], Load, Clock, Clear);
Register_Cell R3 (A[3], I[3], Load, Clock, Clear);
endmodule
module Register_Cell (output A, input I, Load, Clock, Clear);
DFF M0 (A, D, Clock);
not (Load_b, Load);
not (w1, Load_b);
not (Clear_b, Clear);
and (w2, I, w1);
and (w3, A, Load_b, Clear_b);
or (D, w2, w3);
endmodule
module DFF (output reg Q, input D, clk);
always @ (posedge clk) Q <= D;
endmodule
module t_Prob_6_35a();
wire [3: 0] A;
reg [3: 0] I;
reg Clock, Clear, Load;

```

Prob_6_35a M0 ( A, I, Load, Clock, Clear);
initial \#150 \$finish;
initial begin Clock \(=0\); forever \(\# 5\) Clock \(=\sim\) Clock; end
initial fork
I = 4'b1010;Clear = 1;
\#40 Clear = 0;
Load = 0;
\#20 Load = 1;
\#40 Load = 0;
join
endmodule

(b) Note: The solution below replaces the solution given on the CD.
module Prob_6_35b (output reg [3: 0] A, input [3:0] I, input Load, Clock, Clear); always @ (posedge Clock)
if (Load) A <= I;
else if (Clear) \(A<=4^{\prime} b 0\);
I/else \(\mathrm{A}<=\mathrm{A}\); // redundant statement
endmodule
module t_Prob_6_35b ( );
wire [3: 0] A;
reg [3: 0] I;
reg Clock, Clear, Load;
Prob_6_35b M0 ( A, I, Load, Clock, Clear); initial \#150 \$finish;
initial begin Clock \(=0\); forever \(\# 5\) Clock \(=\sim\) Clock; end initial fork
I = 4'b1010; Clear = 1;
\#60 Clear \(=0\);
Load = 0;
\#20 Load = 1;
\#40 Load \(=0\);
join
endmodule

(c)
module Prob_6_35c (output [3: 0] A, input [3:0] I, input Shift, Load, Clock); Register_Cell R0 (A[0], I[0], A[1], Shift, Load, Clock); Register_Cell R1 (A[1], I[1], A[2], Shift, Load, Clock); Register_Cell R2 (A[2], I[2], A[3], Shift, Load, Clock); Register_Cell R3 (A[3], I[3], A[0], Shift, Load, Clock); endmodule
module Register_Cell (output A, input I, Serial_in, Shift, Load, Clock);
DFF MO (A, D, Clock);
not (Shift_b, Shift);
not (Load_b, Load);
and (w1, Shift, Serial_in);
and (w2, Shift_b, Load, I);
and (w3, A, Shift_b, Load_b);
or (D, w1, w2, w3);
endmodule
module DFF (output reg Q, input D, clk);
always @ (posedge clk) Q <= D;
endmodule
module t_Prob_6_35c ( );
wire [3: 0] A;
reg [3: 0] I;
reg Clock, Shift, Load;
Prob_6_35c M0 (A, I, Shift, Load, Clock);
initial \#150 \$finish;
initial begin Clock \(=0\); forever \(\# 5\) Clock \(=\sim\) Clock; end
initial fork
I = 4'b1010;
Load \(=0\); Shift \(=0\);
\#20 Load = 1;
\#40 Load = 0;
\#50 Shift = 1;
join
endmodule

(d)
module Prob_6_35d (output reg [3: 0] A, input [3:0] I, input Shift, Load, Clock, Clear); always @ (posedge Clock)
if (Shift) \(A<=\{A[0], A[3: 1]\}\);
else if (Load) \(A<=I\);
else if (Clear) \(A<=4\) 'b0; \(^{\prime}\)
Ilelse \(\mathrm{A}<=\mathrm{A}\); // redundant statement
endmodule
module t_Prob_6_35d ();
wire [3: 0] A;
reg [3: 0] I;
reg Clock, Clear, Shift, Load;
Prob_6_35d M0 ( A, I, Shift, Load, Clock, Clear);
initial \#150 \$finish;
initial begin Clock \(=0\); forever \(\# 5\) Clock \(=\sim\) Clock; end
initial fork
\(\mathrm{I}=\) 4'b1010; \(^{\text {Clear }}=1\);
\#100 Clear = 0;
Load = 0;
\#20 Load = 1;
\#40 Load \(=0\);
\#30 Shift = 1;
\#90 Shift \(=0\);
join
endmodule

(e)
module Shift_Register
(output [3: 0] A_par, input [3: 0] I_par, input MSB_in, LSB_in, s1, s0, CLK, Clear);
wire \(\mathrm{y} 3, \mathrm{y} 2, \mathrm{y} 1, \mathrm{y} 0\);
DFF D3 (A_par[3], y3, CLK, Clear);
DFF D2 (A_par[2], y2, CLK, Clear);
DFF D1 (A_par[1], y1, CLK, Clear);
DFF D0 (A_par[0], y0, CLK, Clear);
MUX_4x1 M3 (y3, I_par[3], A_par[2], MSB_in, A_par[3], s1, s0);
MUX_4x1 M2 (y2, I_par[2], A_par[1], A_par[3], A_par[2], s1, s0);
MUX_4x1 M1 (y1, I_par[1], A_par[0], A_par[2], A_par[1], s1, s0);
MUX_4x1 M0 (y0, I_par[0], LSB_in, A_par[1], A_par[0], s1, s0);
endmodule
module MUX_4x1 (output reg y, input \(\mathrm{I} 3, \mathrm{I} 2, \mathrm{I} 1, \mathrm{I} 0, \mathrm{~s} 1, \mathrm{~s} 0\) );
always @ (I3, I2, I1, IO, s1, s0)
case ( \(\{\mathrm{s} 1, \mathrm{~s} 0\}\) ) 2'b11: y = I3; 2'b10: y = I2; 2'b01: y = I1; 2'b00: y = I0;
endcase
endmodule
module DFF (output reg Q, input D, clk, reset_b);
always @ (posedge clk, negedge reset_b) if (reset_b \(==0\) ) \(\mathrm{Q}<=0\); else \(\mathrm{Q}<=\mathrm{D}\);
endmodule
module t_Shift_Register ();
wire [3: 0] A_par;
reg [3: 0] I_par;
reg MSB_in, LSB_in, s1, s0, CLK, Clear;
Shift_Register M_SR( A_par, I_par, MSB_in, LSB_in, s1, s0, CLK, Clear);
initial \#300 \$finish;
initial begin CLK \(=0\); forever \(\# 5\) CLK \(=\sim\) CLK; end
initial fork
MSB_in = 0; LSB_in = 0;
Clear \(=0 ; \quad\) - // Active-low reset
s1 = 0; s0 = 0; \(\quad / /\) No change
\#10 Clear = 1;
\#10 I_par = 4'hA;
\#30 begin s1 = 1; s0 = 1; end // 00: load I_par into A_par
\#50 s1 = 0; \(\quad / / 01\) : shift right (1010 to 0101 to 0010 to 0001 to 0000)
\#90 begin s1 = 1; s0 = 1; end // 11: reload A with 1010
\#100 s0 = 0; \(\quad / / 10\) : shift left ( 1010 to 0100 to 1000 to 000)
\#140 begin \(s 1=1 ; s 0=1 ; M S B \_i n=1 ;\) LSB_in = 1; end // Repeat with MSB and LSB
\#150 s1 = 0;
\#190 begin s1 = 1; s0 = 1; end // reload with \(\mathrm{A}=1010\)
\#200 s0 = 0; \(\quad / /\) Shift left
\#220 s1 = 0; \(\quad / /\) Pause
\#240 s1 = 1; // Shift left
join
endmodule

(f)
```

module Shift_Register_BEH
(output [3: 0] A_par, input [3: 0] I_par, input MSB_in, LSB_in, s1, s0, CLK, Clear);
always @ (posedge CLK, negedge Clear) if (Clear == 0) A_par <= 4'b0;
else case (\{s1, s0\})
2'b11: A par <= I_par;
2'b01: A_par <= \{MSB_in, A_par[3: 1]\};
2'b10: A_par <= \{A_par[2: 0], LSB_in\};
2'b00: A_par <=A_par;
endcase
endmodule
module t_Shift_Register ( );
wire [3: 0] A_par;
reg [3: 0] I_par;
reg MSB_in, LSB_in, s1, s0, CLK, Clear;
Shift_Register_BEH M_SR( A_par, I_par, MSB_in, LSB_in, s1, s0, CLK, Clear);
initial \#300 \$finish;
initial begin CLK $=0$; forever $\# 5$ CLK $=\sim C L K$; end
initial fork
MSB_in = 0; LSB_in = 0;
Clear $=0 ; \quad$ // Active-low reset
s1 = 0; s0 = 0; $\quad / /$ No change
\#10 Clear = 1;
\#10 I_par = 4'hA;
\#30 begin s1 = 1; s0 = 1; end // 00: load I_par into A_par
\#50 s1 = 0; // 01: shift right (1010 to 0101 to 0010 to 0001 to 0000)
\#90 begin s1 = 1; s0 = 1; end // 11: reload A with 1010
\#100 s0 = 0; $\quad / / 10$ : shift left (1010 to 0100 to 1000 to 000)
\#140 begin $\mathrm{s} 1=1 ; \mathrm{s} 0=1 ;$ MSB_in = 1; LSB_in = 1; end // Repeat with MSB and LSB
\#150 s1 = 0;
\#190 begin s1 = 1; s0 = 1; end // reload with A = 1010
\#200 s0 = 0; $\quad / /$ Shift left
\#220 s1 = 0; // Pause
\#240 s1 = 1; // Shift left
join
endmodule

```

(g)
```

module Ripple_Counter_4bit (output [3: 0] A, input Count, reset_b);
reg A0, A1, A2, A3;
assign }A={A3,A2,A1,A0}
always @ (negedge Count, negedge reset_b)
if (reset_b == 0) A0 <= 0; else A0 <= ~A0;
always @ (negedge A0, negedge reset_b)
if (reset_b == 0) A1 <= 0; else A1 <= ~A1;
always @ (negedge A1, negedge reset_b)
if (reset_b == 0) A2 <= 0; else A2 <= ~A2;
always @ (negedge A2, negedge reset_b)
if (reset_b == 0) A3 <= 0; else A3 <= ~A3;
endmodule
module t_Ripple_Counter_4bit ();
wire [3: 0] A;
reg Count, reset_b;
Ripple_Counter_4bit M0 (A, Count, reset_b);
initial \#300 \$finish;
initial fork
reset_b = 0; // Active-low reset
\#60 reset_b = 1;
Count = 1;
\#15 Count = 0;
\#30 Count = 1;
\#85 begin Count = 0; forever \#10 Count = ~Count; end
join
endmodule

```

(h) Note: This version of the solution situates the data shift registers in the test bench.
```

module Serial_Subtractor (output SO, input SI_A, SI_B, shift_control, clock, reset_b);
// See Fig. }6.5\mathrm{ and Problem 6.9a (2s complement serial subtractor)
reg [1: 0] sum;
wire mem = sum[1];
assign SO = sum[0];
always @ (posedge clock, negedge reset_b)
if (reset_b == 0) begin
sum <= 2'b10;
end
else if (shift_control) begin
sum <= SI_A + (!SI_B) + sum[1];
end
endmodule
module t_Serial_Subtractor ();
wire SI_A, SI_B;
reg shift_control, clock, reset_b;
Serial_Subtractor M0 (SO, SI_A, SI_B, shift_control, clock, reset_b);
initial \#250 \$finish;
initial begin clock = 0; forever \#5 clock = ~clock; end
initial fork
shift_control = 0;
\#10
\#20 reset_b = 1;
\#22 shift_control = 1;
\#105 shift_control = 0;
\#112 reset_b = 0;
\#114 reset_b = 1;
\#122 shift_control = 1;
\#205 shift_control = 0;
join
reg [7: 0] A, B, SO_reg;
wire s7;
assign s7 = SO_reg[7];
assign SI_A = A[0];
assign SI_B = B[0];
wire SI_B_bar = ~SI_B;
initial fork
A = 8'h5A;
B = 8'hOA;
\#122 A = 8'hOA;
\#122 B = 8'h5A;
join

```
```

always @ (negedge clock, negedge reset_b)
if (reset_b == 0) SO_reg <= 0;
else if (shift_control ==1) begin
SO_reg <=- \{SO, SO_reg[7: 1]\};
A <= A >> 1;
$B<=B \gg 1$;
end
wire negative $=$ !M0.sum[1];
wire [7: 0] magnitude = (!negative)? SO_reg: 1'b1 + ~SO_reg;
endmodule

```

Simulation results are shown for \(5 A h-0 A h=50 h=80 d\) and \(0 A h-5 A h=-80\). The magnitude of the result is also shown.

(i) See Prob. 6.35h.
(j)
```

module Serial_Twos_Comp (output y, input [7: 0] data, input load, shift_control, Clock, reset_b);
reg [7: 0] SReg;
reg Q;
wire SO = SReg [0];
assign y = SO ^ Q;
always @ (posedge Clock, negedge reset_b)
if (reset b b= 0) begin
SReg<= 0;
Q <= 0;
end
else begin
if (load) SReg = data;
else if (shift_control) begin
Q <= Q | Sō;
SReg <= {y, SReg[7: 1]};
end
end
endmodule
module t_Serial_Twos_Comp ();
wire y;
reg [7: 0] data;
reg load, shift_control, Clock, reset_b;
Serial_Twos_Comp M0 (y, data, load, shift_control, Clock, reset_b);
reg [7: 0] twos_comp;
always @ (posedge Clock, negedge reset_b)
if (reset_b == 0) twos_comp <= 0;
else if (shift_control \&\& !load) twos_comp <= {y, twos_comp[7: 1]};
initial \#200 \$finish;
initial begin Clock =0; forever \#5 Clock = ~Clock; end
initial begin \#2 reset_b = 0; \#4 reset_b = 1; end
initial fork
data = 8'h5A;
\#20 load = 1;
\#30 load = 0;
\#50 shift_control = 1;
\#50 begin repeat (9) @ (posedge Clock);
shift_control = 0;
end
join
endmodule

```

(k) From the solution to Problem 6.13:

module Prob_6_35k_BCD_Counter (output A1, A2, A3, A4, input clk, reset_b);
wire \(\{A 1, A 2, \bar{A}, A \overline{4}\}=A\);
nand (Clear, A2, A4);
Ripple_Counter_4bit M0 (A, Clear, reset_b);
endmodule
module Ripple_Counter_4bit (output [3: 0] A, input Count, reset_b);
\(\operatorname{reg} \mathrm{A} 0, \mathrm{~A} 1, \mathrm{~A} 2, \mathrm{~A} 3\);
assign \(A=\{A 3, A 2, A 1, A 0\}\);
always @ (negedge Count, negedge reset_b)
if (reset_b \(==0\) ) A0 \(<=0\); else A0 \(<=\sim\) A0;
always @ (negedge A0, negedge reset_b)
if (reset_b == 0) A1 <= 0; else A1 <= ~A1;
always @ (negedge A1, negedge reset_b)
if (reset_b \(==0\) ) A2 \(<=0\); else A2 \(<=\sim\) A2;
always @ (negedge A2, negedge reset_b)
if (reset_b \(==0\) ) A3 <= 0 ; else A3 <= \(\sim\) A3;
endmodule
module t_Prob_6_35k_BCD_Counter ();
wire [3: 0] A;
reg Count, reset_b;
Prob_6_35k_BCD_Counter M0 (A1, A2, A3, A4, reset_b);
initial \#300 \$finish;
initial fork
reset_b = 0; // Active-low reset
\#60 reset_b = 1;
/*
Count = 1 ;
\#15 Count \(=0\);
\#30 Count = 1;
\#85 begin Count \(=0\); forever \#10 Count \(=\sim\) Count; end \(* /\)
join
endmodule
(l)
```

module Prob_6_35I_Up_Dwn_Beh (output reg [3: 0] A, input CLK, Up, Down, reset_b);
always @ (posedge CLK, negedge reset_b)
if (reset_b ==0) A <= 4'b0000;
else case ({Up, Down})
2'b10: A <= A + 4'b0001; // Up
2'b01: A <= A - 4'b0001; // Down
default: A <= A; // Suspend (Redundant statement)
endcase
endmodule
module t_Prob_6_35I_Up_Dwn_Beh ();
wire [3: 0] A;
reg CLK, Up, Down, reset_b;
Prob_6_35I_Up_Dwn_Beh M0 (A, CLK, Up, Down, reset_b);
initial \#300 \$finish;
initial begin CLK = 0; forever \#5 CLK = ~CLK; end
initial fork
Down = 0; Up= 0;
\#10 reset_b = 0;
\#20 reset_b = 1;
\#40 Up = 1;
\#150 Down = 1;
\#220 Up = 0;
\#280 Down = 0;
join
endmodule

```

(a)
```

// See Fig. 6.13., 4-bit Up-Down Binary Counter
module Prob_6_36_Up_Dwn_Beh (output reg [3: 0] A, input CLK, Up, Down, reset_b);
always @ (posedge CLK, negedge reset_b)
if (reset_b ==0) A <= 4'b0000;
else if (Up) A <= A + 4'b0001;
else if (Down) A <= A - 4'b0001;
endmodule
module t_Prob_6_36_Up_Dwn_Beh ();
wire [3: 0] A;
reg CLK, Up, Down, reset_b;

```

Prob_6_36_Up_Dwn_Beh M0 (A, CLK, Up, Down, reset_b);

\section*{initial \#300 \$finish;}
initial begin CLK \(=0\); forever \#5 CLK \(=\sim\) CLK; end
initial fork
Down = 0; Up= 0;
\#10 reset_b \(=0\);
\#20 reset_b = 1;
\#40 Up = 1;
\#150 Down = 1;
\#220 Up = 0;
\#280 Down = 0;
join
endmodule

(b)
```

module Prob_6_36_Up_Dwn_Str (output [3: 0] A, input CLK, Up, Down, reset_b);
wire Down_3, Up_3, Down_2, Up_2, Down_1, Up_1;
wire A_Ob, A_1b, A_2b, A_3b;

```
    stage_register SR3 (A[3], A_3b, Down_3, Up_3, Down_2, Up_2, A[2], A_2b, CLK, reset_b);
    stage_register SR2 (A[2], A_2b, Down_2, Up_2, Down_1, Up_1, A[1], A_1b, CLK, reset_b);
    stage_register SR1 (A[1], A_1b, Down_1, Up_1, Down_not_Up, Up, A[0], A_Ob, CLK, reset_b);
    not (Up_b, Up);
    and (Down_not_Up, Down, Up_b);
    or (T, Up, Down_not_Up);
    Toggle_flop TFO (A[0], A_Ob, T, CLK, reset_b);
endmodule
module stage_register (output A, A_b, Down_not_Up_out, Up_out, input Down_not_Up, Up, A_in,
A_in_b, CLK, reset_b);
    Toggle_flop T0 (A, A_b, T, CLK, reset_b);
    or (T, Down_not_Up_out, Up_out);
    and (Down_not_Up_out, Down_not_Up, A_in_b);
    and (Up_out, Up, A_in);
endmodule
module Toggle_flop (output reg Q, output Q_b, input T, CLK, reset_b);
    always @ (posedge CLK, negedge reset_b) if (reset_b \(==0\) ) \(\mathrm{Q}<=0\); else \(\mathrm{Q}<=\mathrm{Q}^{\wedge} \mathrm{T}\);
    assign Q _b \(=\sim \mathrm{Q}\);
endmodule
module t_Prob_6_36_Up_Dwn_Str ();
    wire [3: 0] A;
    reg CLK, Up, Down, reset_b;
```

wire T3 = M0.SR3.T;
wire T2 = M0.SR2.T;
wire T1 = M0.SR1.T;
wire T0 = MO.T;
Prob_6_36_Up_Dwn_Str M0 (A, CLK, Up, Down, reset_b);
initial \#150 \$finish;
initial begin CLK = 0; forever \#5 CLK = ~CLK; end
initial fork
Down = 0; Up= 0;
\#10 reset_b = 0;
\#20 reset_b = 1;
\#50 Up = 1;
\#140 Down = 1;
\#120 Up = 0;
\#140 Down = 0;
join
endmodule

```

    module Counter_if (output reg [3: 0] Count, input clock, reset);
    always @ (posedge clock, posedge reset)
    if (reset)Count <= 0;
    else if (Count \(==0\) ) Count \(<=1\);
    else if (Count \(==1\) ) Count \(<=3\); // Default interpretation is decimal
    else if (Count \(==3\) ) Count \(<=7\);
    else if (Count \(==4\) ) Count \(<=0\);
    else if (Count \(==6\) ) Count \(<=4\);
    else if (Count == 7) Count \(<=6\);
    else Count \(<=0\);
endmodule
module Counter_case (output reg [3: 0] Count, input clock, reset);
    always @ (posedge clock, posedge reset)
    if (reset)Count <= 0;
    else begin
        Count <= 0;
        case (Count)
            0: \(\quad\) Count \(<=1\);
            1: \(\quad\) Count \(<=3\);
            3: Count \(<=7\);
            4: Count \(<=0\);
            6: Count \(<=4\);
            7: \(\quad\) Count \(<=6\);
            default: Count \(<=0\);
        endcase
end
endmodule
module Counter_FSM (output reg [3: 0] Count, input clock, reset);
reg [2: 0] state, next_state;
parameter \(s 0=0, s 1=1, s 2=2, s 3=3, s 4=4, s 5=5, s 6=6, s 7=7\);
always @ (posedge clock, posedge reset)
if (reset) state <= s0; else state <= next_state;
always @ (state) begin
Count = 0;
case (state)
s0: begin next_state = s1; Count \(=0\); end
s1: \(\quad\) begin next_state \(=s 2 ;\) Count \(=1\); end
s2: \(\quad\) begin next_state \(=s 3\); Count \(=3\); end
s3: begin next_state \(=s 4\); Count \(=7\); end
s4: \(\quad\) begin next_state \(=s 5\); Count \(=6\); end
s5: begin next_state \(=s 6 ;\) Count \(=4\); end
default: begin next_state \(=s 0\); Count \(=0\); end endcase
end
endmodule
\(6.38 \quad\) (a)
```

module Prob_6_38a_Updown (OUT, Up, Down, Load, IN, CLK); // Verilog 1995
output [3: 0] OUT;
input [3: 0] IN;
input Up, Down, Load, CLK;
reg [3:0] OUT;
always @ (posedge CLK)
if (Load) OUT <= IN;
else if (Up) OUT <= OUT + 4'b0001;
else if (Down) OUT <= OUT - 4'b0001;
else OUT <= OUT;
endmodule
module updown ( // Verilog 2001, 2005
output reg[3: 0] OUT,
input [3: 0] IN,
input Up, Down, Load, CLK
);

```

(b)
module Prob_6_38b_Updown (output reg [3: 0] OUT, input [3: 0] IN, input s1, s0, CLK);
```

    always @ (posedge CLK)
    case ({s1, s0})
        2'b00: OUT <= OUT + 4'b0001;
        2'b01: OUT <= OUT - 4'b0001;
        2'b10: OUT <= IN;
        2'b11: OUT <= OUT;
    endcase
endmodule
module t_Prob_6_38b_Updown ();
wire [3: 0] OUT;
reg [3: 0] IN;
reg s1, s0, CLK;
Prob_6_38b_Updown M0 (OUT, IN, s1, s0, CLK);
initial \#150 \$finish;
initial begin CLK = 0; forever \#5 CLK = ~CLK; end
initial fork
IN = 4'b1010;
\#10 begin s1 = 1; s0 = 0; end // Load IN
\#20 begin s1 = 1; s0=1; end // no change
\#40 begin s1 = 0; s0 = 0; end // UP;
\#80 begin s1 = 0; s0 = 1; end // DOWN
\#120 begin s1 = 1; s0 = 1; end
join
endmodule

```

```

module Prob_6_39_Counter_BEH (output reg [2: 0] Count, input Clock, reset_b);
always @ (posedge Clock, negedge reset_b) if (reset_b == 0) Count <= 0;
else case (Count)
0: Count <= 1;
1: Count <= 2;
2: Count <= 4;
4: Count <= 5;
5: Count <= 6;
6: Count <= 0;
endcase
endmodule
module Prob_6_39_Counter_STR (output [2: 0] Count, input Clock, reset_b);
supply1 PWR;
wire Count_1_b = ~Count[1];

```
```

JK_FF M2 (Count[2], Count[1], Count[1], Clock, reset_b);
JK_FF M1 (Count[1], Count[0], PWR, Clock, reset_b);
JK_FF M0 (Count[0], Count_1_b, PWR, Clock, reset_b);
endmodule
module JK_FF (output reg Q, input J, K, clk, reset_b);
always @ (posedge clk, negedge reset_b) if (reset_b == 0) $\mathrm{Q}<=0$; else
case ( $\{\mathrm{J}, \mathrm{K}\}$ )
2'b00: Q <= Q;
2'b01: $\mathrm{Q}<=0$;
2'b10: Q <= 1;
2'b11: Q <=~Q;
endcase
endmodule
module t_Prob_6_39_Counter ();
wire [2: 0] Count_BEH, Count_STR;
reg Clock, reset_b;
Prob_6_39_Counter_BEH MO_BEH (Count_STR, Clock, reset_b);
Prob_6_39_Counter_STR M0_STR (Count_BEH, Clock, reset_b);
initial \#250 \$finish;
initial fork \#1 reset_b = 0; \#7 reset_b = 1; join
initial begin Clock $=1$; forever \#5 Clock $=\sim$ Clock; end
endmodule

```

module Prob_6_40 (output reg [0: 7] timer, input clk, reset_b);
always @ (negedge clk, negedge reset_b)
if (reset_b == 0) timer <= 8'b1000_0000; else
case (timer)
```

        8'b1000_0000: timer <= 8'b0100_0000;
        8'b0100_0000: timer <= 8'b0010_0000;
        8'b0010_0000: timer <= 8'b0001_0000;
        8'b0001_0000: timer <= 8'b0000_1000;
        8'b0000_1000: timer <= 8'b0000_0100;
        8'b0000_0100: timer <= 8'b0000_0010;
        8'b0000_0010: timer <= 8'b0000_0001;
        8'b0000_0001: timer <= 8'b1000_0000;
        default: timer <= 8'b1000_0000;
    endcase
    endmodule

```
module t_Prob_6_40 ();
    wire [0: 7] timer;
    reg clk, reset_b;

Prob_6_40 M0 (timer, clk, reset_b);
initial \#250 \$finish;
initial fork \#1 reset_b = 0; \#7 reset_b = 1; join initial begin clk \(=1\); forever \(\# 5 \mathrm{clk}=\sim \mathrm{clk}\); end endmodule


\subsection*{6.41}
module Prob_6_41_Switched_Tail_Johnson_Counter (output [0: 3] Count, input CLK, reset_b); wire Q_0b, Q_1b, Q_2b, Q_3b;

DFF M3 (Count[3], Q_3b, Count[2], CLK, reset_b); DFF M2 (Count[2], Q_2b, Count[1], CLK, reset_b); DFF M1 (Count[1], Q_1b, Count[0], CLK, reset_b); DFF M0 (Count[0], Q_0b, Q_3b, CLK, reset_b); endmodule
module DFF (output reg Q, output Q_b, input D, clk, reset_b);
assign Q_b = ~Q;
always @ (posedge clk, negedge reset_b) if (reset_b \(==0\) ) \(\mathrm{Q}<=0\); else \(\mathrm{Q}<=\mathrm{D}\);
endmodule
module t_Prob_6_41_Switched_Tail_Johnson_Counter ();
wire [3: 0] Count;
reg CLK, reset_b;
wire s0 \(=\sim\) M0.Count[0] \&\& \(\sim\) M0.Count[3];
wire s1 = M0.Count[0] \&\& \(\sim\) M0.Count[1];
wire s2 = M0.Count[1] \&\& \(\sim\) M0.Count[2];
wire s3 = M0.Count[2] \&\& ~M0.Count[3];
wire s4 \(=\) M0.Count[0] \&\& M0.Count[3];
wire s5 = ~ M0.Count[0] \&\& M0.Count[1];
wire \(s 6=\sim\) M0.Count[1] \& \& M0.Count[2];
wire s7 = ~ M0.Count[2] \& \& M0.Count[3];
Prob_6_41_Switched_Tail_Johnson_Counter M0 (Count, CLK, reset_b);
initial \#150 \$finish;
initial fork \#1 reset_b = 0; \#7 reset_b = 1; join
initial begin CLK = 1; forever \#5 CLK = ~CLK; end
endmodule

6.42 Because A is a register variable, it retains whatever value has been assigned to it until a new value is assigned. Therefore, the statement \(A<=A\) has the same effect as if the statement was omitted.

module Prob_6_43_Str (output SO, input [7: 0] data, input load, Shift_control, Clock, reset_b); supply0 gnd; wire SO_A;

Shift_with_Load M_A (SO_A, SO_A, data, load, Shift_control, Clock, reset_b);
Shift_with_Load M_B (SO, SO_A, data, gnd, Shift_control, Clock, reset_b);
endmodule
module Shift_with_Load (output SO, input D_in, input [7: 0] data, input load, select, Clock, reset_b); wire [7: 0] Q;
assign \(\mathrm{SO}=\mathrm{Q}[0]\);
SR_cell M7 (Q[7], D_in, data[7], load, select, Clock, reset_b); SR_cell M6 (Q[6], Q[7], data[6], load, select, Clock, reset_b); SR_cell M5 (Q[5], Q[6], data[5], load, select, Clock, reset_b); SR_cell M4 (Q[4], Q[5], data[4], load, select, Clock, reset_b); SR_cell M3 (Q[3], Q[4], data[3], load, select, Clock, reset_b); SR_cell M2 (Q[2], Q[3], data[2], load, select, Clock, reset_b); SR_cell M1 (Q[1], Q[2], data[1], load, select, Clock, reset_b); SR_cell M0 (Q[0], Q[1], data[0], load, select, Clock, reset_b);

\section*{endmodule}
module SR_cell (output Q, input D, data, load, select, Clock, reset_b); wire y;
DFF_with_load M0 (Q, y, data, load, Clock, reset_b);
Mux_2 M1 (y, Q, D, select);
endmodule
module DFF_with_load (output reg Q, input D, data, load, Clock, reset_b); always @ (posedge Clock, negedge reset_b)
if (reset_b== 0 ) \(\mathrm{Q}<=0\); else if (load) \(\mathrm{Q}<=\) data; else \(\mathrm{Q}<=\mathrm{D}\);
endmodule
module Mux_2 (output reg y, input a, b, sel);
always @ \((a, b\), sel) if \((\) sel \(==1) y=b\); else \(y=a\);
endmodule
module t_Fig_6_4_Str ();
wire SO;
reg load, Shift_control, Clock, reset_b;
reg [7: 0] data, Serial_Data;
Prob_6_43_Str M0 (SO, data, load, Shift_control, Clock, reset_b);
always @ (posedge Clock, negedge reset_b)
if (reset_b == 0) Serial_Data <= 0;
else if (Shift_control ) Serial_Data <= \{M0.SO_A, Serial_Data [7: 1]\};
initial \#200 \$finish;
initial begin Clock \(=0\); forever \#5 Clock \(=\sim\) Clock; end
initial begin \#2 reset_b = 0; \#4 reset_b = 1; end
initial fork
data \(=8\) 'h5A;
\#20 load = 1;
\#30 load = 0;
\#50 Shift_control = 1;
\#50 begin repeat (9) @ (posedge Clock) ; Shift_control \(=0\);
end
join
endmodule


Alternative: a behavioral model for synthesis is given below. The behavioral description implies the need for a mux at the input to a D-type flip-flop.
```

module Fig_6_4_Beh (output SO, input [7: 0] data, input load, Shift_control, Clock, reset_b);
reg [7: 0] Shift_Reg_A, Shift_Reg_B;
assign SO = Shift_Reg_B[0];
always @ (posedge Clock, negedge reset_b)
if (reset_b == 0) begin
Shift_Reg_A <= 0;
Shift_Reg_B <= 0;
end
else if (load) Shift_Reg_A <= data;
else if (Shift_control) begin
Shift_Reg_A <= { Shift_Reg_A[0], Shift_Reg_A[7: 1]};
Shift_Reg_B <= {Shift_Reg_A[0], Shift_Reg_B[7: 1]};
end
endmodule
module t_Fig_6_4_Beh ();
wire SO;
reg load, Shift_control, Clock, reset_b;
reg [7: 0] data, Serial_Data;

```
    Fig_6_4_Beh M0 (SO, data, load, Shift_control, Clock, reset_b);
    always @ (posedge Clock, negedge reset_b)
    if (reset_b == 0) Serial_Data <= 0;
    else if (Shift_control ) Serial_Data \(<=\{\) M0.Shift_Reg_A[0], Serial_Data [7: 1]\};
    initial \#200 \$finish;
    initial begin Clock \(=0\); forever \(\# 5\) Clock \(=\sim\) Clock; end
    initial begin \#2 reset_b \(=0\); \#4 reset_b \(=1\); end
    initial fork
    data \(=8 \mathrm{~h} 5 \mathrm{~A}\);
    \#20 load = 1;
    \#30 load = 0;
    \#50 Shift_control = 1;
    \#50 begin repeat (9) @ (posedge Clock) ;
        Shift_control = 0;
    end
join
endmodule

// See Figure 6.5
// Note: Sum is stored in shift register A; carry is stored in Q
// Note: Clear is active-low.
```

module Prob_6_44_Str (output SO, input [7: 0] data_A, data_B, input S_in, load, Shift_control, CLK,
Clear);
supply0 gnd;
wire sum, carry;
assign SO = sum;
wire SO_A, SO_B;
Shift_Reg_gated_clock M_A (SO_A, sum, data_A, load, Shift_control, CLK, Clear);
Shift_Reg_gated_clock M_B (SO_B, S_in, data_B, load, Shift_control, CLK, Clear);
FA M_FA (carry, sum, SO_A, SO_B, Q);
DFF_gated M_FF (Q, carry, Shift_control, CLK, Clear);

```

\section*{endmodule}
```

module Shift_Reg_gated_clock (output SO, input S_in, input [7: 0] data, input load, Shift_control,

```
        Clock, reset_b);
    reg [7: 0] SReg;
    assign SO = SReg[0];
    always @ (posedge Clock, negedge reset_b)
    if (reset_b == 0) SReg <= 0;
    else if (load) SReg <= data;
    else if (Shift_control) SReg <= \{S_in, SReg[7: 1]\};
endmodule
module DFF_gated (output Q, input D, Shift_control, Clock, reset_b);
    DFF M_DFF (Q, D_internal, Clock, reset_b);
    Mux_2 M_Mux (D_internal, Q, D, Shift_control);
endmodule
module DFF (output reg Q, input D, Clock, reset_b);
    always @ (posedge Clock, negedge reset_b)
    if (reset_b \(==0\) ) \(\mathrm{Q}<=0\); else \(\mathrm{Q}<=\mathrm{D}\);
endmodule
module Mux_2 (output reg \(y\), input \(a, b\), sel);
    always @ (a, b, sel) if (sel ==1) \(y=b\); else \(y=a\);
endmodule
module FA (output reg carry, sum, input a, b, C_in);
    always @ (a, b, C_in) \(\{\) carry, sum \(\}=\mathrm{a}+\mathrm{b}+\mathrm{C}_{-} \mathrm{in}\);
endmodule
module t_Prob_6_44_Str ();
    wire SO;
    reg SI, load, Shift_control, Clock, Clear;
    reg [7: 0] data_A, data_B;
    Prob_6_44_Str M0 (SO, data_A, data_B, SI, load, Shift_control, Clock, Clear);
    initial \#200 \$finish;
    initial begin Clock \(=0\); forever \#5 Clock \(=\sim\) Clock; end
    initial begin \#2 Clear \(=0\); \#4 Clear \(=1\); end
```

initial fork
data_A = 8'hAA; //8'h ff;
data_B = 8'h55; //8'h01;
SI = 0;
\#20 load = 1;
\#30 load = 0;
\#50 Shift_control = 1;
\#50 begin repeat (8) @ (posedge Clock) ;
\#5 Shift_control = 0;
end
join
endmodule

```

module Prob_6_45 (output reg y_out, input start, clock, reset_bar);
parameter s0 = 4'b0000,
s1 = 4'b0001,
s2 = 4'b0010,
s3 = 4'b0011,
s4 = 4'b0100,
s5 = 4'b0101,
```

        s6 = 4'b0110,
        s7 = 4'b0111,
        s8 = 4'b1000;
    reg [3: 0] state, next_state;
always @ (posedge clock, negedge reset_bar)
if (!reset_bar) state <= s0; else state <= next_state;
always @ (state, start) begin
y_out = 1'b0;
case (state)
s0: if (start) next_state = s1; else next_state = s0;
s1: begin next_state = s2; y_out = 1; end
s2: begin next_state = s3; y_out = 1; end
s3: begin next_state = s4; y_out = 1; end
s4: begin next_state = s5; y_out = 1; end
s5: begin next_state = s6; y_out = 1; end
s6: begin next_state = s7; y_out = 1; end
s7: begin next_state = s8; y_out = 1; end
s8: begin next_state = s0; y_out = 1; end
default: next_state = s0;
endcase
end
endmodule
// Test plan
// Verify the following:
// Power-up reset
// Response to start in initial state
// Reset on-the-fly
// Response to re-assertion of start after reset on-the-fly
// 8-cycle counting sequence
// Ignore start during counting sequence
// Return to initial state after 8 cycles and await start
// Remain in initial state for one clock if start is asserted when the state is entered
module t_Prob_6_45;
wire y_out;
reg start, clock, reset_bar;
Prob_6_45 M0 (y_out, start, clock, reset_bar);
initial \#300 \$finish;
initial begin clock = 0; forever \#5 clock = ~clock; end
initial fork
reset_bar = 0;
\#2 reset_bar = 1;
\#10 start = 1;
\#20 start = 0;
\#30 reset_bar = 0;
\#50 reset_bar = 1;
\#80 start = 1;
\#90 start = 0;
\#130 start = 1;
\#140 start = 0;
\#180 start = 1;
join
endmodule

```


\subsection*{6.46}
module Prob_6_46 (output reg [0: 3] timer, input clk, reset_b);
```

    always @ (negedge clk, negedge reset_b)
        if (reset_b == 0) timer <= 4'b1000; else
        case (timer)
            4'b1000: timer <= 4'b0100;
            4'b0100: timer <= 4'b0010;
            4'b0010: timer <= 4'b0001;
            4'b0001: timer <= 4'b1000;
            default: timer <= 4'b1000;
            endcase
    endmodule

```
module t_Prob_6_46 ();
    wire [0: 3] timer;
    reg clk, reset_b;
    Prob_6_46 M0 (timer, clk, reset_b);
    initial \#150 \$finish;
        initial fork \#1 reset_b \(=0\); \#7 reset_b \(=1\); join
        initial begin clk \(=1\); forever \(\# 5 \mathrm{clk}=\sim \mathrm{clk}\); end
endmodule

6.47
module Prob_6_47 ( output reg \(\bar{P}\) _odd, input D_in, CLK, reset );
wire D;
assign \(\mathrm{D}=\mathrm{D}\) _in ^ P_odd;
always @ (posedge CLK, posedge reset)
```

    if (reset) P_odd <= 0;
    else P_odd}<= D
    endmodule
module t_Prob_6_47 ();
wire P_odd;
reg D_in, CLK, reset;
Prob_6_47 M0 (P_odd, D_in, CLK, reset);
initial \#150 \$finish;
initial fork \#1 reset = 1; \#7 reset = 0; join
initial begin CLK = 0; forever \#5 CLK = ~CLK; end
initial begin D_in = 1; forever \#20 D_in = ~D_in; end
endmodule

```

(a)
```

module Prob_6_48a (output reg [7: 0] count, input clk, reset_b);
reg [3: 0] state;
always @ (posedge clk, negedge reset_b)
if (reset_b $==0$ ) state $<=0$; else state $<=$ state +1 ;
always @ (state)
case (state)
0, 2, 4, 6, 8, 10, 12: count = 8'b0000_0001;
1: $\quad$ count $=8$ 'b0000_0010;
3: $\quad$ count $=8$ 'b0000_0100;
5: $\quad$ count $=$ 8'b0000_1000;
7: $\quad$ count $=8$ 'b0001_0000;
9: $\quad$ count $=8$ 'b0010_0000;
11: $\quad$ count $=8$ 'b0100_0000;
13: $\quad$ count $=8$ 'b1000_0000;
default: count = 8'b0000_0000;
endcase
endmodule
module t_Prob_6_48a ();
wire [7: 0 ] count;
reg clk, reset_b;
Prob_6_48a M0 (count, clk, reset_b);
initial \#200 \$finish;
initial begin clk $=0$; forever $\# 5 \mathrm{clk}=\sim \mathrm{clk}$; end
initial begin reset_b = 0; \#2 reset_b = 1; end
endmodule

```

(b)
module Prob_6_48b (output reg [7: 0] count, input clk, reset_b);
reg [3: 0] state;
always @ (posedge clk, negedge reset_b)
if (reset_b \(==0\) ) state \(<=0\); else state \(<=\) state +1 ;
always @ (state)
case (state)
\(0,2,4,6,8,10,12\) : count \(=8\) 'b1000_0000;
1: \(\quad\) count \(=8\) 'b0100_0000;
3: \(\quad\) count \(=8\) 'b0010_0000;
5: \(\quad\) count \(=8\) 'b0001_0000;
7: \(\quad\) count \(=8\) 'b0000_1000;
9: \(\quad\) count \(=8\) 'b0000_0100;
11: \(\quad\) count \(=8\) 'b0000_0010;
13: \(\quad\) count \(=8\) 'b0000_0001;
default: \(\quad\) count \(=8\) 'b0000_0000;
endcase
endmodule
module t_Prob_6_48b ();
wire [7: 0] count;
reg clk, reset_b;
Prob_6_48b M0 (count, clk, reset_b);
initial \#180 \$finish;
initial begin clk \(=0\); forever \(\# 5 \mathrm{clk}=\sim \mathrm{clk}\); end
initial begin reset_b = 0; \#2 reset_b = 1; end endmodule

6.49
// Behavioral description of a 4-bit universal shift register
// Fig. 6.7 and Table 6.3
module Shift_Register_4_beh ( // V2001, 2005
output reg [3: 0] A_par, // Register output
input [3: 0] I_par, // Parallel input
input \(\quad \mathrm{s} 1, \mathrm{~s} 0, \quad / /\) Select inputs
MSB_in, LSB_in, // Serial inputs
CLK, Clear // Clock and Clear
);
always @ (posedge CLK, negedge Clear) // V2001, 2005
if ( \(\sim\) Clear) A_par <= 4'b0000;
else
case ( \(\{\mathrm{s} 1, \mathrm{~s} 0\}\) ) 2'b00: A_par <= A_par; // No change 2'b01: A_par <= \{MSB_in, A_par[3: 1]\}; // Shift right 2'b10: A_par <= \{A_par[2: 0], LSB_in\}; // Shift left 2'b11: A_par <= I_par; // Parallel load of input endcase
endmodule
```

// Test plan:
// test reset action load
// test parallel load
// test shift right
// test shift left
// test circulation of data
// test reset on the fly
module t_Shift_Register_4_beh ();
reg s1, s0, // Select inputs
MSB_in, LSB_in, // Serial inputs
clk, reset_b; // Clock and Clear
reg [3: 0] I_par; // Parallel input
wire [3: 0] A_par; // Register output
Shift_Register_4_beh M0 (A_par, I_par,s1, s0, MSB_in, LSB_in, clk, reset_b);
initial \#200 \$finish;
initial begin clk = 0; forever \#5 clk = ~clk; end
initial fork
// test reset action load
\#3 reset_b = 1;
\#4 reset_b = 0;
\#9 reset_b = 1;
// test parallel load
\#10 I_par = 4'hA;
\#10 {s1, s0} = 2'b11;
// test shift right
\#30 MSB_in = 1'b0;
\#30 {s1, s0} = 2'b01;
// test shift left
\#80 LSB_in = 1'b1;
\#80 {s1, s0} = 2'b10;
// test circulation of data
\#130 {s1, s0} = 2'b11;
\#140 {s1, s0} = 2'b00;
// test reset on the fly
\#150 reset_b = 1'b0;
\#160 reset_b = 1'b1;
\#160 {s1, s0} = 2'b11;
join
endmodule

```

6.50 (a) See problem 6.27.
```

module Prob_8_50a (output reg [2: 0] count, input clk, reset_b);
always @ (posedge clk, negedge reset_b)
if (!reset_b) count <= 0;
else case (count)
3'd0: count <= 3'd1;
3'd1: count <= 3'd2;
3'd2: count <= 3'd3;
3'd3: count <= 3'd4;
3'd4: count <= 3'd5;
3'd5: count <= 3'd6;
3'd4: count <= 3'd6;
3'd6: count <= 3'd0;
default: count <= 3'd0;
endcase
endmodule

```
module t_Prob_8_50a;
    wire [2: 0] count;
    reg clock, reset_b ;
    Prob_8_50a M0 (count, clock, reset_b);
    initial \#130 \$finish;
    initial begin clock \(=0\); forever \(\# 5\) clock \(=\sim\) clock; end
    initial fork
            reset_b \(=0\);
        \#2 reset_b = 1;
        \#40 reset_b = 0;
        \#42 reset_b \(=1\);
    join
endmodule

(b) See problem 6.28.
```

module Prob_8_50b (output reg [2: 0] count, input clk, reset_b);
always @ (posedge clk, negedge reset_b)
if (!reset_b) count <= 0;
else case (count)
3'd0: count <= 3'd1;
3'd1: count <= 3'd2;
3'd2: count <= 3'd4
3'd4: count <= 3'd6;
3'd6: count <= 3'd0;
default: count <= 3'd0;
endcase
endmodule
module t_Prob_8_50b;
wire [2: 0] count;
reg clock, reset_b ;
Prob_8_50b M0 (count, clock, reset_b);
initial \#100 \$finish;
initial begin clock $=0$; forever $\# 5$ clock $=\sim$ clock; end
initial fork
reset_b = 0;
\#2 reset_b $=1$;
\#40 reset_b $=0$;
\#42 reset_b = 1;
join
endmodule

```

6.51
module Seq_Detector_Prob_5_51 (output detect, input bit_in, clk, reset_b);
reg [2: 0] sample_reg;
assign detect = (sample_reg == 3'b111);
always @ (posedge clk, negedge reset_b) if (reset_b \(==0\) ) sample_reg \(<=0\);
else sample_reg <= \{bit_in, sample_reg [2: 1]\};
endmodule
module Seq_Detector_Prob_5_45 (output detect, input bit_in, clk, reset_b);
parameter S0 = 0, S1 = 1, S2 = 2, S3 = 3;
reg [1: 0] state, next_state;
assign detect = (state == S3);
always @ (posedge clk, negedge reset_b)
if (reset_b \(==0\) ) state \(<=\) SO; else state \(<=\) next_state;
always @ (state, bit_in) begin
next_state = S0;
case (state)
```

        0: if (bit_in) next_state = S1; else state = S0;
        1: if (bit_in) next_state = S2; else next_state = SO;
        2: if (bit_in) next_state = S3; else state = S0;
        3: if (bit_in) next_state = S3; else next_state = S0;
        default: next_state= = S0;
    endcase
    end
    endmodule
module t_Seq_Detector_Prob_6_51 ();
wire detect_45, detect_51;
reg bit_in, clk, reset_b;
Seq_Detector_Prob_5_51 M0 (detect_51, bit_in, clk, reset_b);
Seq_Detector_Prob_5_45 M1 (detect_45, bit_in, clk, reset_b);
initial \#350\$finish;
initial begin clk = 0; forever \#5 clk = ~clk; end
initial fork

```
```

        reset b = 0
    #4 reset_b = 1
    #10 bit_in = 1;
    #20 bit in = 0;
    #30 bit_in = 1;
    #50 bit_in = 0;
    #60 bit in = 1;
    #100 bit_in = 0;
    join
    endmodule

```


The circuit using a shift register uses less hardware.

\section*{Chapter 7}
7.1 (a) \(8 \mathrm{~K} \mathrm{x} 32=2^{13} \times 16\)
\[
A=13 \quad D=16
\]
(b) 2 G x \(8=2^{31} \times 8\)
\[
A=31 \quad D=8
\]
(c) \(16 \mathrm{M} \mathrm{x}^{2} 2=2^{24} \times 32\)
\[
\mathrm{A}=24 \quad \mathrm{D}=32
\]
(d) \(256 \mathrm{~K} \times 64=2^{18} \times 64\)
\[
A=18 \quad D=64
\]
(e)
(a) \(2^{13}\)
(b) \(2^{31}\)
(c) \(2^{26}\)
(d) \(2^{21}\)
7.3
\(723=512+128+64+16+2+1\)
\(3451=2048+1024+256+64+32+16+8+2+1\)

Address: \(1011010011=2 \mathrm{D}_{16}\)
Data: \(0000110101111011=\) 0D7B \(_{16}\)
7.4 \(\mathrm{f}_{\mathrm{CPU}}=100 \mathrm{MHz}, \mathrm{T}_{\mathrm{CPU}}=1 / \mathrm{f}_{\mathrm{CPU}}=10^{-8} \mathrm{~Hz}^{-1}=10 \times 10^{-9} \mathrm{~Hz}^{-1}=10 \mathrm{~ns}\)

7.5
// Testing the memory of HDL Example 7.1.
module t_memory ();
reg Enable, ReadWrite;
reg [3: 0] Dataln;
reg [5: 0] Address;
wire [3: 0] DataOut;
memory M0 (Enable, ReadWrite, Address, Dataln, DataOut);
initial \#200 \$finish;
initial begin
Enable \(=0\); ReadWrite \(=0\); Address \(=3\); Dataln \(=5\);
repeat (8) \#5 Enable \(=\sim\) Enable;
end
initial begin
```

    #10 Address = 43; Dataln = 10;
    #10 ReadWrite = 1;
    #10 Address = 0;
    end
initial
\$monitor ("E = %b RW = %b Add = %b D_in = %b D_out = %b T = %d",
Enable, ReadWrite, Address, Dataln, DataOut, \$time);
wire mem0 = MO.Mem[0];
wire mem1 =M0.Mem[1];
wire mem2 =M0.Mem[2];
wire mem3 =M0.Mem[3];
wire mem4 =M0.Mem[4];
wire mem5 =M0.Mem[5];
wire mem40 =M0.Mem[40];
wire mem41 =M0.Mem[41];
wire mem42 =M0.Mem[42];
wire mem43 =M0.Mem[43];
wire mem44 =M0.Mem[44];
wire mem45 =M0.Mem[45];
endmodule
//Read and write operations of Mem
//Mem size is }64\mathrm{ words of 4 bits each.
module memory (Enable, ReadWrite, Address, Dataln, DataOut);
input Enable, ReadWrite;
input [3: 0] Dataln;
input [5: 0] Address;
output [3:0] DataOut;
reg [3: 0] DataOut;
reg [3: 0] Mem [0: 63]; //64 x 4 Mem
always @ (Enable or ReadWrite)
if (Enable)
if (ReadWrite) DataOut = Mem[Address]; //Read
else Mem[Address] = Dataln; //Write
else DataOut = 4'bz; //High impedance state
endmodule

```

7.6


8 Data output lines
7.7 (a) \(16 \mathrm{~K}=2^{14}=2^{7} \times 2^{7}=128 \times 128\)

Each decoder is \(7 \times 128\)
Decoders require 256 AND gates, each with 7 inputs
(b) \(6,000=0101110 \_1110000\)
\(x=46 \quad y=112\)
7.8 (a) \(256 \mathrm{~K} / 32 \mathrm{~K}=8\) chips
(b) \(256 \mathrm{~K}=2^{18}\) (18 address lines for memory); \(32 \mathrm{~K}=215\) (15 address pins / chip)
(c) \(18-15=3\) lines ; must decode with \(3 \times 8\) decoder
7.9 \(13+12=25\) address lines. Memory capacity \(=2^{25}\) words.
7.10 \(01011011=\begin{array}{lllllllllllll}1 & 2 & 3 & 4 & 5 & 6 & 7 & 8 & 9 & 10 & 11 & 12 & 13\end{array}\)
\[
\begin{array}{llllllllllll}
\mathrm{P}_{1} \mathrm{P}_{2} & 0 & \mathrm{P}_{4} & 1 & 0 & 1 & \mathrm{P}_{8} & 1 & 0 & 1 & 1 & \mathrm{P}_{13}
\end{array}
\]
\(P_{1}=\) Xor of bits \((3,5,7,9,11)=0,1,1,1,1=0 \quad\) (Note: even \# of \(0 s\) )
\(\mathrm{P}_{2}=\) Xor of bits \((3,6,7,10,11)=0,0,1,0,1=0\)
\(\mathrm{P}_{4}=\) Xor of bits \((5,6,7,12)=1,0,1,1=1 \quad\) (Note: odd \# of 0 s )
\(\mathrm{P}_{8}=\) Xor of bits \((9,10,11,12)=1,0,1,1,=1\)
Composite 13-bit code word: 0001101110111
7.12
\(11001001010=\begin{array}{lllllllllllllll}1 & 2 & 3 & 4 & 5 & 6 & 7 & 8 & 9 & 10 & 11 & 12 & 13 & 14 & 15 \\ \mathrm{P}_{1} & \mathrm{P}_{2} & 1 & \mathrm{P}_{4} & 1 & 0 & 0 & \mathrm{P}_{8} & 1 & 0 & 0 & 1 & 0 & 1 & 0\end{array}\)
\(P_{1}=\) Xor of bits \((3,5,7,9,11,13,15)=1,1,0,1,0,0,0=1\)
\(P_{2}=\) Xor of bits \((3,6,7,10,11,14,15)=1,0,0,0,0,1,0=0\)
\(P_{4}=\) Xor of bits \((5,6,7,12,13,14,15)=1,0,0,1,0,1,0=1\)
\(\mathrm{P}_{8}=\) Xor of bits \((9,10,11,12,13,14,15)=1,0,0,1,0,1,0=1\)
Composite 15-bit code word: 101110011001010
(a) \(\begin{array}{lllllllllllll}1 & 2 & 3 & 4 & 5 & 6 & 7 & 8 & 9 & 10 & 11 & 12\end{array}\)
\(\begin{array}{llllllllllll}0 & 0 & 0 & 0 & 1 & 1 & 1 & 0 & 1 & 0 & 1 & 0\end{array}\)
\(C_{1}(1,3,5,7,9,11)=0,0,1,1,1,1=0\)
\(\mathrm{C}_{2}(2,3,6,7,10,11)=0,0,1,1,0,1=1\)
\(\mathrm{C}_{4}(4,5,6,7,12)=0,1,1,1,0=1\)
\(\mathrm{C}_{8}(8,9,10,11,12)=0,1,0,1,0=0\)
\(C=0110\)
Error in bit 6.
Correct data: 01011010
(b) \(1 \begin{array}{llllllllllll}1 & 2 & 3 & 4 & 5 & 6 & 7 & 8 & 9 & 10 & 11 & 12\end{array}\)
\(\begin{array}{llllllllllll}1 & 0 & 1 & 1 & 1 & 0 & 0 & 0 & 0 & 1 & 1 & 0\end{array}\)
\(C_{1}(1,3,5,7,9,11)=1,1,1,0,0,1=0\)
\(C_{2}(2,3,6,7,10,11)=0,1,0,0,1,1=1\)
\(\mathrm{C}_{4}(4,5,6,7,12)=1,1,0,0,0=0\)
\(\mathrm{C}_{8}(8,9,10,11,12)=0,0,1,1,0=0\)
\(C=0010\)
Error in bit \(2=\) Parity bit \(\mathrm{P}_{2}\).
```

3

```

Correct 8-bit data: \(\quad \begin{array}{llllllll}1 & 1 & 0 & 0 & 0 & 1 & 1 & 0\end{array}\)
(c) \(\begin{array}{lllllllllllll}1 & 2 & 3 & 4 & 5 & 6 & 7 & 8 & 9 & 10 & 11 & 12\end{array}\)
\(\begin{array}{llllllllllll}1 & 0 & 1 & 1 & 1 & 1 & 1 & 1 & 0 & 1 & 0 & 0\end{array}\)
\(\mathrm{C}=0000\) )No errors)
\(C_{1}(1,3,5,7,9,11)=1,1,1,0,0,1=0\)
\(\mathrm{C}_{2}(2,3,6,7,10,11)=0,1,0,0,1,1=1\)
\(\mathrm{C}_{4}(4,5,6,7,12)=1,1,0,0,0=0\)
\(\mathrm{C}_{8}(8,9,10,11,12)=0,0,1,1,0=0\)

Correct 8-bit data:
\(\begin{array}{llllllll}3 & 5 & 6 & 7 & 9 & 10 & 11 & 12\end{array}\)
\(\begin{array}{llllllll}1 & 1 & 1 & 1 & 0 & 1 & 0 & 0\end{array}\)
(a) 16-bit data (From Table 7.2): 5 Check bits

1 bit
6 parity bits
(b) 32-bit data (From Table 7.2): 6 Check bits 1 bit

7 parity bits
(6) 16-bit data (From Table 7.2): 5 Check bits 1 bit

6 parity bits
(a) \(\begin{array}{llllllll}1 & 2 & 3 & 4 & 5 & 6 & 7\end{array}\)
\(\mathrm{P}_{1}=\operatorname{Xor}(3,5,7)=0,0,0=1\)
\(\begin{array}{llllll}\mathrm{P}_{1} & \mathrm{P}_{2} & 0 & \mathrm{P} 4 & 0 & 1\end{array}\)
\(\mathrm{P}_{2}=\operatorname{Xor}(3,6,7)=0,1,0=0\)
\(\mathrm{P}_{4}=\operatorname{Xor}(5,6,7)=0,1,0=1\)

7-bit word: 0101010
(b) No error:
\(C_{1}=\operatorname{Xor}(1,3,5,7)=0,0,0,0=0\)
\(\mathrm{C}_{2}=\operatorname{Xor}(2,3,6,7)=1,0,1,0=0\)
\(\mathrm{C}_{4}=\operatorname{Xor}(4,5,6,7)=1,0,1,0=0\)
(c) Error in bit 5: \(\begin{array}{llllllll}1 & 2 & 3 & 4 & 5 & 6 & 7\end{array}\) \(\begin{array}{lllllll}0 & 1 & 0 & 1 & 1 & 1 & 0\end{array}\)
\(\mathrm{C}_{1}=\operatorname{Xor}(0,0,1,0)=1\)
\(\mathrm{C}_{2}=\operatorname{Xor}(1,0,1,0)=0\)
\(\mathrm{C}_{4}=\operatorname{Xor}(1,1,1,0)=1\)
Error in bit 5: C=101
(d) 8-bit word
\(\begin{array}{llllllll}1 & 2 & 3 & 4 & 5 & 6 & 7 & 8\end{array}\)
\(\begin{array}{llllllll}0 & 1 & 0 & 1 & 0 & 1 & 0 & 1\end{array}\)
Error in bits 2 and 5: \(\begin{array}{lllllllll}0 & 0 & 0 & 1 & 1 & 1 & 0 & 1\end{array}\)
\(\mathrm{C}_{1}=\operatorname{Xor}(0,0,1,0)=1\)
\(\mathrm{C}_{2}=\operatorname{Xor}(0,0,1,0)=1\)
\(\mathrm{C} 4=\operatorname{Xor}(1,1,1,0)=1\)
\(\mathrm{P}=0\)
\(\mathrm{C}=(1,1,1) \neq 0\) and \(\mathrm{P}=0\) indicates double error.


Note: \(4096=2^{12}\)


16 inputs +8 outputs requires a 24 -pin IC.
(a) \(256 \times 8\)
(b) \(512 \times 5\)
(c) \(1024 \times 4\)
(d) \(32 \times 7\)
\begin{tabular}{|c|c|c|c|c|}
\hline Input Address & \multicolumn{2}{|l|}{Output of ROM} & \multirow[b]{2}{*}{\(D_{0}\left(2^{0}\right)\)} & \multirow[b]{2}{*}{Decimal} \\
\hline \(I_{5} I_{4} I_{3} I_{2} I_{1}\) & \(D_{6} D_{5} D_{4}\) & \(D_{3} D_{2} D_{1}\) & & \\
\hline 00000 & 000 & 000 & 0, 1 & 0, 1 \\
\hline 00001 & 000 & 001 & 0, 1 & 2, 3 \\
\hline ... & \(\ldots\) & \(\cdots\) & \(\ldots\) & \(\ldots\) \\
\hline .. & \(\ldots\) & \(\ldots\) & ... & \(\cdots\) \\
\hline 01000 & 001 & 011 & 0, 1 & 16, 17 \\
\hline 01001 & 001 & 100 & 0, 1 & 18, 19 \\
\hline ... & \(\ldots\) & \(\ldots\) & \(\cdots\) & \(\ldots\) \\
\hline \(\ldots\) & \(\ldots\) & \(\ldots\) & .. & \(\ldots\) \\
\hline 11110 & 110 & 000 & 0, 1 & 60, 61 \\
\hline 11111 & 110 & 001 & 0, 1 & 62, 63 \\
\hline
\end{tabular}
\begin{tabular}{lll} 
(a) 8 inputs & 8 outputs & \(2^{8} \times 8\) \\
(b) 9 inputs & 5 outputs & \(2^{9} \times 5\) \\
\hline 86 ROM \\
& \(512 \times 5\) ROM
\end{tabular}
(c) 10 inputs 4 outputs
\[
2^{10} \times 41024 \times 4 \text { ROM }
\]
(d) 5 inputs 7 outputs
\[
2^{5} \times 7 \quad 32 \times 7 \text { ROM }
\]
7.19

\[
A=y z^{\prime}+x z^{\prime}+x^{\prime} y^{\prime} z
\]
\[
A^{\prime}=y z+x z+x^{\prime} y^{\prime} z^{\prime}
\]
\[
B^{\prime}=x^{\prime} y^{\prime}+x^{\prime} y
\]


\begin{tabular}{|c|c|c|}
\hline Inputs & Outputs & \\
\hline \(x y z\) & \(A, B, C, D\) & \\
\hline 000 & 1101 & \\
\hline 001 & 0111 & \(M[001]=0111\) \\
\hline 010 & 0000 & \\
\hline 011 & 1000 & \\
\hline 100 & 1001 & \(M[100]=1001\) \\
\hline 101 & 0011 & \\
\hline 110 & 1100 & \\
\hline 111 & 0101 & \\
\hline
\end{tabular}
7.21 Note: See truth table in Fig. 7.12(b).

\[
\begin{aligned}
& F_{1}=A_{2} A_{1} \\
& F_{1}^{\prime}=A_{2}^{\prime}+A_{1}^{\prime}
\end{aligned}
\]

\(F_{3}=A_{2}^{\prime} A_{1} A_{0}+A_{2} A_{1}^{\prime} A_{0}\)
\(F_{3}{ }^{\prime}=A_{0}^{\prime}+A_{2}^{\prime} A_{1}^{\prime}+A_{2} A_{1}\)
Product Inputs Outputs
\begin{tabular}{|c|c|c|c|}
\hline & term & \[
A_{2} A_{1} A_{0}
\] & \[
F_{1} F_{2} F_{3} F_{4}
\] \\
\hline \(A_{2} A_{1}\) & 1 & 11 - & 1 \\
\hline \(A_{2}^{\prime}\) & 2 & 0 - & 1 \\
\hline \(A_{1} A^{\prime}{ }_{0}\) & 3 & - 10 & \(1-1\) \\
\hline \(A_{2}^{\prime} A_{1} A_{0}\) & 4 & -11 & - 1 \\
\hline \multirow[t]{2}{*}{\(A_{2} A^{\prime}{ }_{1}\)} & 5 & 101 & - -1 \\
\hline & & & T C T T \\
\hline
\end{tabular}
7.22


\[
b_{4}=w^{\prime} x z+x y^{\prime} z^{\prime}+w x^{\prime} z
\]


From Fig. 4-3:
\(w=A+B C+B D\)
\(w^{\prime}=A^{\prime} B^{\prime}+A^{\prime} C^{\prime} D^{\prime}\)
\(x=B^{\prime} C+B^{\prime} D+B C^{\prime} D^{\prime}\)
\(x^{\prime}=B^{\prime} C^{\prime} D^{\prime}+B C B D\)
\(y=C D+C^{\prime} D^{\prime}\)
\(y^{\prime}=C^{\prime} D+C D^{\prime}\)
\(z=D^{\prime}\)
\(z^{\prime}=D\)
Use \(w, x^{\prime}, y, z\) (7 terms)
\begin{tabular}{|c|c|c|c|}
\hline & Product term & \[
\begin{aligned}
& \text { Inputs } \\
& A B C D
\end{aligned}
\] & Outputs
\[
F_{1} F_{2} F_{3} F_{4}
\] \\
\hline A & 1 & 1 - & 1 \\
\hline BC & 2 & - 11 & 11 \\
\hline BD & 3 & - 1 - 1 & 11 \\
\hline \(B^{\prime} C^{\prime} D^{\prime}\) & ' 4 & - 000 & 1 \\
\hline \(C D\) & 5 & - -11 & - 1 \\
\hline \(C^{\prime} D^{\prime}\) & 6 & - 00 & - - 1 \\
\hline \(D^{\prime}\) & 7 & - - 0 & - - 1 \\
\hline & & & \(T \subset T T\) \\
\hline
\end{tabular}
7.24
\begin{tabular}{|c|c|c|}
\hline Produc term & \[
\begin{gathered}
\text { AND } \\
\text { t Inputs } \\
\text { A B C D }
\end{gathered}
\] & Outputs \\
\hline 1 & 1 - & \\
\hline 2 & - 11 - & \(w=A+B C+B D\) \\
\hline 3 & - 1 - 1 & \\
\hline 4 & - 01 & \\
\hline 5 & - 0-1 & \(x=B^{\prime} C+B^{\prime} D+B C^{\prime} D^{\prime}\) \\
\hline 6 & - 100 & \\
\hline 7 & - 11 & \\
\hline 8 & - 00 & \(y=C D+C^{\prime} D^{\prime}\) \\
\hline 9 & - - - - & \\
\hline 10 & - - 0 & \\
\hline 11 & - - - & \(z=D^{\prime}\) \\
\hline 12 & - - - & \\
\hline
\end{tabular}

\[
A=y z^{\prime}+x z^{\prime}+x^{\prime} y^{\prime} z
\]


AND
Product Inputs
\begin{tabular}{|c|c|c|}
\hline term & x y z A & Outputs \\
\hline 1 & - 10 - & \\
\hline 2 & 1-0- & A = yz' \(+x z^{\prime}+x^{\prime} y^{\prime} z\) \\
\hline 3 & 001 - & \\
\hline 4 & 00 - & \\
\hline 5 & 11 - - & \(B=x^{\prime} y^{\prime}+x y+y z\) \\
\hline 6 & 011 - & \\
\hline 7 & 0--1 & \\
\hline 8 & 111 - & \(\mathrm{C}=\mathrm{A}+\mathrm{xyz}\) \\
\hline 9 & 0-- - & \\
\hline 10 & 0-1- & \\
\hline 11 & 01 - - & D = z + \(\mathrm{x}^{\prime} \mathrm{y}\) \\
\hline 12 & - - - & \\
\hline
\end{tabular}
\[
\begin{aligned}
& A=y z^{\prime}+x z^{\prime}+x^{\prime} y^{\prime} z \\
& B=x^{\prime} y^{\prime}+x y+y z \\
& C=A+x y z \\
& D=z+x^{\prime} y
\end{aligned}
\]

7.27

The results of Prob. 6.17 can be used to develop the equations for a three-bit binary counter with D-type flip-flops.
\(D A_{0}=A_{0}^{\prime}\)
\(D A_{1}=A_{1}{ }_{1} A_{0}+A_{1} A_{0}^{\prime}\)
\(D A_{2}=A_{2}^{\prime} A_{1} A_{0}+A_{2} A_{1}^{\prime}+A_{2} A_{0}^{\prime}\)
\(C_{\text {out }}=A_{2} A_{1} A_{0}\)


7.29
\begin{tabular}{|c|c|c|c|}
\hline & Produc term & \[
\begin{gathered}
\text { Inputs } \\
\text { x } \mathrm{A}
\end{gathered}
\] & Output \(D_{A}\) \\
\hline \(x^{\prime} y^{\prime} A\) & 1 & 001 & 1 \\
\hline \(x^{\prime} y A^{\prime}\) & 2 & 010 & 1 \\
\hline \(x y^{\prime} A^{\prime}\) & 3 & 100 & 1 \\
\hline \(x y A\) & 4 & 111 & 1 \\
\hline
\end{tabular}

\section*{CHAPTER 8}
8.1 (a) The transfer and increment occur concurrently, i.e., at the same clock edge. After the transfer, R2 holds the contents that were in \(R 1\) before the clock edge, and \(R 2\) holds its previous value incremented by 1 .
(b) Decrement the content of \(R 3\) by one.
(c) If \(\left(S_{1}=1\right)\), transfer content of \(R 1\) to \(R 0\). If ( \(S_{1}=0\) and \(S_{2}=1\) ), transfer content of \(R 2\) to \(R 0\).
8.2

8.3

(a)

(b)

(c)
8.4
8.5 The operations specified in a flowchart are executed sequentially, one at a time. The operations specified in an ASM chart are executed concurrently for each ASM block. Thus, the operations listed within a state box, the operations specified by a conditional box, and the transfer to the next state in each ASM block are executed at the same clock edge. For example, in Fig. 8.5 with Start \(=1\) and Flag \(=1\), signal Flush_R is asserted. At the clock edge the state moves to \(S \_2\), and register \(R\) is flushed.
8.6

Note: In practice, the asynchronous inputs \(x\) and \(y\) should be synchronized to the clock to avoid metastable conditons in the flip-flops..


Note: To avoid counting a person more than once, the machine waits until \(x\) or \(y\) is deasserted before incrementing or decrementing the counter. The machine also accounts for persons entering and leaving simultaneously.
8.7 RTL notation:

S0: Initial state: if (start \(=1\) ) then \((R A \leftarrow\) data_ \(A, R B \leftarrow\) data_ \(B\), go to \(S 1\) ).
S1: \(\{\) Carry, \(R A\} \leftarrow R A+\) (2’s complement of \(R B\) ), go to \(S 2\).
\(S 2\) : If (borrow \(=0\) ) go to \(S 0\). If (borrow \(=1\) ) then \(R A \leftarrow(2\) 's complement of \(R A\) ), go to \(S 0\).
Block diagram and ASMD chart:

module Subtractor_P8_7
(output done, output [7:0] result, input [7: 0] data_A, data_B, input start, clock, reset_b);
Controller_P8_7 M0 (Load_A_B, Subtract, Convert, done, start, borrow, clock, reset_b);
Datapath_P8_7 M1 (result, bōrrow, data_A, data_B, Load_A_B, Subtract, Convert, člock, reset_b); endmodule
module Controller_P8_7 (output reg Load_A_B, Subtract, output reg Convert, output done,
input start, borrow, clock, reset_b);
parameter S0 = 2'b00, S1 = 2'b01, S2 = 2'b10;
reg [1: 0] state, next_state;
assign done \(=(\) state \(==\mathrm{S} 0)\);
always @ (posedge clock, negedge reset_b)
if (!reset_b) state <= S0; else state <= next_state;
always @ (state, start, borrow) begin
Load_A_B = 0;
Subtract \(=0\);
Convert = 0;
case (state)
S0: if (start) begin Load_A_B = 1; next_state = S1; end
S1: begin Subtract = 1; next_state = S2; end
S2: begin next_state \(=\mathrm{S} 0\); if (borrow) Convert \(=1\); end
default: next_state = S0;
endcase
end
endmodule
module Datapath_P8_7 (output [7: 0] result, output borrow, input [7: 0] data_A, data_B,
input Load_A_B, Subtract, Convert, clock, reset_b);
reg carry;
reg [8:0] diff;
reg [7: 0] RA, RB;
```

assign borrow = carry;
assign result = RA;
always @ (posedge clock, negedge reset_b)
if (!reset_b) begin carry <= 1'b0; RA <= 8'b0000_0000; RB <= 8'b0000_0000; end
else begin
if (Load_A_B) begin RA <= data_A; RB <= data_B; end
else if (Subtract) {carry, RA} <= RA + ~RB + 1;
// In the statement above, the math of the LHS is done to the wordlength of the LHS
// The statement below is more explicit about how the math for subtraction is done:
// else if (Subtract) {carry, RA} <= {1'b0, RA} + {1'b1, ~RB } + 9'b0000_0001;
// If the 9-th bit is not considered, the 2s complement operation will generate a carry bit,
// and borrow must be formed as borrow = ~carry.
else if (Convert) RA <= ~RA + 8'b0000_0001;
end
endmodule
// Test plan - Verify;
// Power-up reset
// Subtraction with data_A > data_B
// Subtraction with data_A < data_B
// Subtraction with data_A = data_B
// Reset on-the-fly: left as an exercise
module t_Subtractor_P8_7;
wire done;
wire [7:0] result;
reg [7: 0] data_A,data_B;
reg start, clock, reset_b;
Subtractor_P8_7 M0 (done, result, data_A, data_B, start, clock, reset_b);
initial \#200 \$finish;
initial begin clock = 0; forever \#5 clock = ~clock; end
initial fork
reset_b = 0;
\#2 reset_b = 1;
\#90 reset_b = 1;
\#92 reset_b = 1;
join
initial fork
\#20 start = 1;
\#30 start = 0;
\#70 start = 1;
\#110 start = 1;
join
initial fork
data_A = 8'd50;
data_B = 8'd20;
\#50 data_A = 8'd20;
\#50 data_B = 8'd50;
\#100 data_A = 8'd50;
\#100 data_B = 8'd50;
join
endmodule

```


\subsection*{8.8 RTL notation:}

S0: if (start = 1) \(A R \leftarrow\) input data, \(B R \leftarrow\) input data, go to \(S 1\).
S1: if (AR [15]) \(=1\) (sign bit negative) then \(C R \leftarrow A R\) (shifted right, sign extension).
else if (positive non-zero) then (Overflow \(\leftarrow B R([15] \oplus[14])\), \(C R \leftarrow B R\) (shifted left)
else if \((A R=0)\) then \((C R \leftarrow 0)\).

module Prob_8_8 (output done, input [15: 0] data_AR, data_BR, input start, clock, reset_b);
```

    Controller_P8_8 M0 (
    Ld_AR_BR, Div_AR_x2_CR, Mul_BR_x2_CR, Clr_CR, done,
    start, AR_lt_0, \overline{AR_gt_0, AR_eq_}\overline{0},\mathrm{ clock, reset_b}
    );

```
Datapath_P8_8 M1 (
    Overflow, AR_It_0, AR_gt_0, AR_eq_0, data_AR, data_BR,
    Ld_AR_BR, Div_AR_x2_CR, Mul_BR_x2_CR, Clr_CR, clock, reset_b
);
endmodule
```

module Controller_P8_8 (
output reg Ld_AR_BR, Div_AR_x2_CR, Mul_BR_x2_CR, Clr_CR,
output done, input start, AR_lt_0, AR_gt_0, AR_eq_0, clock, reset_b
);
parameter S0 = 1'b0, S1 = 1'b1;
reg state, next_state;
assign done = (state == S0);
always @ (posedge clock, negedge reset_b)
if (!reset_b) state <= SO; else state <= next_state;
always @ (state, start, AR_It_0, AR_gt_0, AR_eq_0) begin
Ld_AR_BR = 0;
Div_AR_x2_CR = 0;
Mul_BR_x2_CR = 0;
Clr_CR = 0;
case (state)
S0: if (start) begin Ld_AR_BR = 1; next_state = S1; end
S1: begin
next state = S0;
if (AR_It_0) Div_AR_x2_CR = 1;
else if (AR_gt_0) Mul_BR_x2_CR = 1;
else if (AR_eq_0) Clr_CR = 1;
end
default: next_state = S0;
endcase
end
endmodule
module Datapath_P8_8(
output reg Overflow, output AR_It_0, AR_gt_0, AR_eq_0, input [15: 0] data_AR, data_BR,
input Ld_AR_BR,Div_AR_x2_CR, Mul_BR_x2_CR, Clr_CR, clock, reset_b
);
reg [15: 0] AR, BR,CR;
assign AR_It_0 = AR[15];
assign AR_gt_0 = (!AR[15]) \&\& (| AR[14:0]); // Reduction-OR
assign AR_eq_0 = (AR == 16'b0);
always @ (posedge clock, negedge reset_b)
if (!reset_b) begin AR <= 8'b0; BR <= 8'b0; CR <= 16'b0; end
else begin
if (Ld_AR_BR) begin AR <= data_AR; BR <= data_BR; end
else if (Div_AR_x2_CR) CR <= {AR[15], AR[15:1]}; // For compiler without arithmetic right shift
else if (Mul_BR_x2_CR) {Overflow, CR} <= (BR << 1);
else if (Clr_CR) CR <= 16'b0;
end
endmodule
// Test plan - Verify;
// Power-up reset
// If AR < 0 divide AR by 2 and transfer to CR
// If AR > 0 multiply AR by 2 and transfer to CR
// If AR = 0 clear CR
// Reset on-the-fly

```
```

module t_Prob_P8_8;
wire done;
reg [15: 0] data_AR, data_BR;
reg start, clock, reset_b;
reg [15: 0] AR_mag, BR_mag, CR_mag; // To illustrate 2s complement math
// Probes for displaying magnitude of numbers
always @ (M0.M1.AR) // Hierarchical dereferencing
if (M0.M1.AR[15]) AR_mag = ~M0.M1.AR+ 16'd1; else AR_mag = M0.M1.AR;
always @ (M0.M1.BR )
if (M0.M1.BR[15]) BR_mag = ~M0.M1.BR+ 16'd1; else BR_mag = M0.M1.BR;
always @ (M0.M1.CR)
if (M0.M1.CR[15]) CR_mag = ~M0.M1.CR + 16'd1; else CR_mag = M0.M1.CR;

```
Prob_8_8 M0 (done, data_AR, data_BR, start, clock, reset_b);
initial \#250 \$finish;
initial begin clock \(=0\); forever \#5 clock \(=\sim\) clock; end
initial fork
        reset_b = 0; // Power-up reset
        \#2 reset_b = 1;
    \#50 reset_b \(=0\); // Reset on-the-fly
    \#52 reset_b = 1;
    \#90 reset_b = 1;
    \#92 reset_b = 1;
join
initial fork
    \#20 start = 1;
    \#30 start = 0;
    \#70 start = 1;
    \#110 start = 1;
join
initial fork
    data_AR = 16'd50; \(\quad / /\) AR > 0
    data_BR = 16'd20; \(\quad / /\) Result should be 40
    \#50 data_AR = 16'd20;
    \#50 data_BR = 16'd50; // Result should be 100
    \#100 data_AR = 16'd50;
    \#100 data_BR = 16'd50;
    \#130 data_AR = 16'd0; // AR = 0, result should clear CR
    \#160 data_AR = -16'd20; \(/ / \mathrm{AR}<0\), Verilog stores 16-bit 2s complement
    \#160 data_BR = 16'd50; // Result should have magnitude10
    \#190 data_AR = 16'd20; // AR < 0, Verilog stores 16-bit 2s complement
    \#190 data_BR = 16'hffff;// Result should have overflow
join
endmodule


Design equations:
\(\mathrm{D}_{\text {S_idle }}=\) S_2 + S_idle Start'
\(\mathrm{D}_{\mathrm{S}-1}=\) S_idle Start + S_1 (A2 A3)'
\(\mathrm{D}_{\mathrm{S}_{-} 2}=\mathrm{A} 2 \mathrm{~A} 3 \mathrm{~S} \_1\)
HDL description:
module Prob_8_9 (output E, F, output [3: 0] A, output A2, A3, input Start, clock, reset_b);
Controller_Prob_8_9 M0 (set_E, clr_E, set_F, clr_A_F, incr_A, Start, A2, A3, clock, reset_b); Datapath_Prob_8_9 M1 (E, F, A, A2, A3, set_E, clr_E, set_F, clr_A_F, incr_A, clock, reset_b);

\section*{endmodule}
// Structural version of the controller (one-hot)
// Note that the flip-flop for S_idle must have a set input and reset_b is wire to the set
// Simulation results match Fig. 8-13
module Controller_Prob_8_9 (
output set_E, clr_E, set_F, clr_A_F, incr_A,
input Start, A2, A3, clock, reset_b
);
wire D_S_idle, D_S_1, D_S_2;
wire q_S_idle, q_S_-1, q_S_2;
wire w0, w1, w2, w3;
wire [2:0] state = \{q_S_2, q_S_1, q_S_idle\};
// Next-State Logic
or (D_S_idle, q_S_2, w0); // input to D-type flip-flop for q_S_idle
and (w0, q_S_idle, Start_b);
not (Start_b, Start);
or (D_S_1, w1, w2, w3); // input to D-type flip-flop for q_S_1
and (w1, q_S_idle, Start);
and (w2, q_S_1, A2_b);
not (A2_b, A2);
and (w3, q_S_1, A2, A3_b);
not (A3_b, A3);
and (D_S_2, A2, A3, q_S_1); // input to D-type flip-flop for q_S_2
D_flop_S MO (q_S_idle, D_S_idle, clock, reset_b);
D_flop M1 (q_S_1, D_S_1, clock, reset_b);
D_flop M2 (q_S_2, D_s_-2, clock, reset_b);
// Output Logic
and (set_E, q_S_1, A2);
and (clr_E, q_S_1, A2_b);
buf (set_F, q_S_2);
and (clr_A_F, q_S_idle, Start);
buf (incr_A, q_S_1);
endmodule
module D_flop (output reg q, input data, clock, reset_b);
always @ (posedge clock, negedge reset_b)
if (!reset_b) q <= 1'b0; else q <= data;
endmodule
```

module D_flop_S (output reg q, input data, clock, set_b);
always @ (posedge clock, negedge set_b)
if (!set_b) q <= 1'b1; else q <= data;
endmodule
/*
// RTL Version of the controller
// Simulation results match Fig. 8-13
module Controller_Prob_8_9 (
output reg set_E, clr_E, set_F, clr_A_F, incr_A,
input Start, A2, A3, clock, reset_b
);
parameter S_idle = 3'b001, S_1 = 3'b010, S_2 = 3'b100; // One-hot
reg [2: 0] state, next_state;
always @ (posedge clock, negedge reset_b)
if (!reset_b) state <= S_idle; else state <= next_state;
always @ (state, Start, A2, A3) begin
set_E = 1'b0;
clr_E = 1'b0;
set_F = 1'b0;
clr_A_F = 1'b0;
incr_A = 1'b0;
case (state)
S_idle: if (Start) begin next_state = S_1; clr_A_F = 1; end
else next_state $=\bar{S}$ _idle;
S_1: begin
incr_A = 1;
if (!A2) begin next_state = S_1; clr_E = 1; end
else begin
set_E = 1;
if (A3) next_state = S_2; else next_state = S_1;
end
end
S_2: begin next_state = S_idle; set_F = 1; end
default: next_state = S_idle;
endcase
end
endmodule
*/
module Datapath_Prob_8_9 (
output reg E, F, output reg [3: 0] A, output A2, A3,
input set_E, clr_E, set_F, clr_A_F, incr_A, clock, reset_b
);
assign $A 2=A[2] ;$
assign A3 = A[3];
always @ (posedge clock, negedge reset_b) begin
if (!reset_b) begin $E<=0 ; F<=0 ; A<=0$; end
else begin
if (set_E) $E<=1$;
if (clr_E) $\quad \mathrm{E}<=0$;
if (set_F) $F<=1$;
if (clr_A_F) begin $A<=0 ; F<=0$; end
if (incr_A) $A<=A+1$;
end
end
endmodule

```
// Test Plan - Verify: (1) Power-up reset, (2) match ASMD chart in Fig. 8-9 (d), // (3) recover from reset on-the-fly
```

module t_Prob_8_9;
wire E, F;
wire [3: 0] A;
wire A2, A3;
reg Start, clock, reset_b;
Prob_8_9 M0 (E, F, A, A2, A3, Start, clock, reset_b);
initial \#500 \$finish;
initial begin clock = 0; forever \#5 clock = ~clock; end
initial begin reset_b = 0; \#2 reset_b = 1; end
initial fork
\#20 Start = 1;
\#40 reset_b = 0;
\#62 reset_b = 1;
join
endmodule

```
8.10

```

module Prob_8_10 (input $x, y$, clock, reset_b);
reg [ 1: 0] state, next_state;
parameter $s 0=2 ' b 00, s 1=2 ' b 01, s 2=2 ' b 10, s 3=2 ' b 11$;
always @ (posedge clock, negedge reset_b)
if (reset_b == 0) state <= s0; else state <= next_state;
always @ (state, $x, y$ ) begin
next_state = s0;
case (state)
s0: if $(x==0)$ next_state $=s 0$; else next_state $=s 1$;
s1: if $(y==0)$ next_state $=s 2$; else next_state $=s 3$;
s2: if $(x==0)$ next_state $=s 0$; else if $(y==0)$ next_state $=s 2$; else next_state = s3;
$s 3$ : if $(x==0)$ next_state $=s 0$; else if $(y==0)$ next_state $=s 2$; else next_state $=s 3$;
endcase
end
endmodule

```
```

module t_Prob_8_10 ();
reg $x, y$, clock, reset_b;
Prob_8_10 M0 (x, y, clock, reset_b);
initial \#150 \$finish;
initial begin clock = 0; forever \#5 clock = ~clock; end
initial fork
reset_b $=0$;
\#12 reset_b = 1;
$x=0 ; y=0 ; \quad / /$ Remain in so
\#10 y = 1; $\quad / /$ Remain in s0
\#20 x = 1; $\quad / /$ Go to s1 to s3
\#40 reset_b $=0 ; \quad / /$ Go to s0
\#42 reset_b = 1; // Go to s2 to s3
\#60 y = 0; $\quad / /$ Go to s2
\#80 y = 1; $\quad / /$ Go to s3
\#90 x = 0; $\quad / /$ Go to s0
\#100 x = 1; $\quad / /$ Go to s1
\#110 y = 0; $\quad / /$ Go to s2
\#130 $x=0 ; \quad / /$ Go to s0
join
endmodule

```

\[
\begin{aligned}
& D_{A}=A^{\prime} B+A x \\
& D_{B}=A^{\prime} B^{\prime} x+A^{\prime} B y+x y
\end{aligned}
\]
\begin{tabular}{llll|ll} 
state & inputs & \begin{tabular}{c} 
next \\
state
\end{tabular} \\
\hline 0 & 0 & 0 & 0 & & 0 \\
0 & 0 & 0 & 1 & & 0 \\
0 & 0 & 1 & 0 & & 0 \\
0 & 0 & 1 & 1 & 0 & 1 \\
& & & & & \\
0 & 1 & 0 & 0 & 1 & 0 \\
0 & 1 & 0 & 1 & 1 & 1 \\
0 & 1 & 1 & 0 & 1 & 0 \\
0 & 1 & 1 & 1 & 1 & 1 \\
1 & & & & & \\
1 & 0 & 0 & 0 & 0 & 0 \\
1 & 0 & 0 & 1 & 0 & 0 \\
1 & 0 & 1 & 0 & 1 & 0 \\
1 & 0 & 1 & 1 & 1 & 1 \\
1 & & & & & \\
1 & 1 & 0 & 0 & 0 & 0 \\
1 & 1 & 0 & 1 & 0 & 0 \\
1 & 1 & 1 & 0 & 1 & 0 \\
1 & 1 & 1 & 1 & 1 & 1
\end{tabular}

8.12 Modify the counter in Fig. 6.12 to add a signal, Clear, to clear the counter synchronously, as shown in the circuit diagram below.

module Counter_4bit_Synch_Clr (output [3: 0] A, output next_stage, input Count_enable, Clear, CLK);
wire A0, A1, A2, A3;
assign \(A[3: 0]=\{A 3, A 2, A 1, A 0\} ;\)
JK_FF M0 (A0, J0, K0, CLK);
JK_FF M1 (A1, J1, K1, CLK);
JK_FF M2 (A2, J2, K2, CLK);
JK_FF M3 (A3, J3, K3, CLK);
not (Clear_b, Clear);
and (JO, Count_enable, Clear_b);
and (J1, J0, A0);
and (J2, J1, A1);
and ( \(\mathrm{J} 3, \mathrm{~J} 2, \mathrm{~A} 2\) );
or (KO, Clear, JO);
or (K1, Clear, J1);
or (K2, Clear, J2);
or (K3, Clear, J3);
and (next_stage, A3, J3);
endmodule
module JK_FF (output reg Q, input J, K, clock); always @ (posedge clock) case (\{J, K\})
2'b00: Q <= Q;
2'b01: Q <= 0;
2'b10: Q <= 1;
2'b11: Q <= ~Q;
endcase
endmodule
module t_Counter_4bit_Synch_CIr ();
wire [3: 0] A;
wire next_stage;
reg Count_enable, Clear, clock;
Counter_4bit_Synch_Clr M0 (A, next_stage, Count_enable, Clear, clock);
initial \#300 \$finish;
initial begin clock \(=0\); forever \#5 clock \(=\sim\) clock; end
initial fork
Clear = 1;
Count_enable \(=0\);
\#12 Clear = 0;
\#20 Count_enable = 1;
\#180 Clear = 1;
\#190 Clear = 0;
\#230 Count_enable \(=0\);
join
endmodule

8.13
// Structural description of design example (Fig. 8-10, 8-12) module Design_Example_STR
```

(output [3:0] A,
output E, F,
input Start, clock, reset_b
);

```
```

    Controller_STR M0 (clr_A_F, set_E, clr_E, set_F, incr_A, Start, A[2], A[3], clock, reset_b );
    Datapath_STR M1 (A, E, F, clr_A_F, set_E, clr_E, set_F, incr_A, clock);
    endmodule
module Controller_STR
( output clr_A_F, set_E, clr_E, set_F, incr_A,
input Start, A2, A3, clock, reset_b
);
wire G0, G1;
parameter S_idle = 2'b00, S_1 = 2'b01, S_2 = 2'b11;
wire w1, w2, w3;
not (GO_b, GO);
not (G1_b, G1);
buf (incr_A, w2);
buf (set_F, G1);
not (A2_b, A2);
or (D_G0, w1, w2);
and (w1, Start, G0_b);
and (clr_A_F, GO_b, Start);
and (w2, G0, G1_b);
and (set_E, w2, A}2)
and (clr_E, w2, A2_b);
and (D_G1, w3, w2);
and (w3, A2, A3);
D_flip_flop_AR MO (G0, D_GO, clock, reset_b);
D_flip_flop_AR M1 (G1, D_G1, clock, reset_b);
endmodule
// datapath unit
module Datapath_STR
( output [3: 0] A,
output E, F,
input clr_A_F, set_E, clr_E, set_F, incr_A, clock
);
JK_flip_flop_2 MO (E, E_b, set_E, clr_E, clock);
JK_flip_flop_2 M1 (F, F_b, set_F, clr_A_F, clock);
Counter_4 M2 (A, incr_A, clr_A_F, clock);
endmodule
module Counter_4 (output reg [3: 0] A, input incr, clear, clock);
always @ (posedge clock)
if (clear) A <= 0; else if (incr) A <= A + 1;
endmodule
module D_flip_flop_AR (Q, D, CLK, RST);
output Q;
input D, CLK, RST;
reg Q;
always @ (posedge CLK, negedge RST)
if (RST == 0) Q <= 1'b0;
else Q <= D;
endmodule

```
module JK_flip_flop_2 (Q, Q_not, J, K, CLK);
```

output Q, Q_not;
input J, K, CLK
reg Q;
assign Q_not = ~Q
;
always @ (posedge CLK)
case ({J, K})
2'b00:Q <= Q;
2'b01: Q <= 1'b0;
2'b10: Q <= 1'b1;
2'b11: Q <= ~Q;
endcase
endmodule
module t_Design_Example_STR;
reg - Start, clock, reset_b;
wire [3: 0] A;
wire E, F;
wire [1:0] state_STR = {M0.M0.G1, M0.M0.G0};
Design_Example_STR M0 (A, E, F, Start, clock, reset_b);
initial \#500 \$finish;
initial
begin
reset_b = 0;
Start = 0;
clock = 0;
\#5 reset_b = 1; Start = 1;
repeat (32)
begin
\#5 clock = ~ clock;
end
end
initial
\$monitor ("A = %b E = %b F = %b time = %0d", A, E, F, \$time);
endmodule

```

The simulation results shown below match Fig. 8.13.

8.14 The state code 2 'b10 is unused. If the machine enters an unused state, the controller is written with default assignment to next_state. The default assignment forces the state to S_idle, so the machine recovers from the condition.
8.15 Modify the test bench to insert a reset event and extend the clock.
// RTL description of design example (see Fig.8-11)
module Design_Example_RTL (A, E, F, Start, clock, reset_b);
// Specify ports of the top-level module of the design
// See block diagram Fig. 8-10
```

output [3: 0] A;
output E, F;
input Start, clock, reset_b;

```
// Instantiate controller and datapath units
Controller_RTL M0 (set_E, clr_E, set_F, clr_A_F, incr_A, A[2], A[3], Start, clock, reset_b ); Datapath_RTL M1 (A, E, F, set_E, clr_E, set_F, clr_A_F, incr_A, clock);

\section*{endmodule}
module Controller_RTL (set_E, clr_E, set_F, clr_A_F, incr_A, A2, A3, Start, clock, reset_b); output reg set_E, clr_E, set_F, clr_A_F, incr_A;
input Start, A2, A3, clock, reset_b;
reg [1:0] state, next_state;
parameter S_idle = 2'b00, S_1 = 2'b01, S_2 = 2'b11; // State codes
always @ (posedge clock or negedge reset_b) // State transitions (edge-sensitive)
if (reset_b == 0) state <= S_idle;
else state <= next_state;
// Code next state logic directly from ASMD chart (Fig. 8-9d)
always @ (state, Start, A2, A3 ) begin // Next state logic (level-sensitive)
next_state = S_idle;
```

    case (state)
        S_idle: if (Start) next_state = S_1; else next_state = S_idle;
        S_1: if (A2 & A3) next_state = S_2; else next_state = S_1;
        S_2: next_state = S_idle;
        default: next_state = S_idle;
    endcase
    end
// Code output logic directly from ASMD chart (Fig. 8-9d)
always @ (state, Start, A2) begin
set_E = 0; // default assignments; assign by exception
clr_E = 0;
set_F = 0;
clr_A_F = 0;
incr_A = 0;
case (state)
S_idle: if (Start) clr_A_F = 1;
S_1: begin incr_A = 1; if (A2) set_E = 1; else clr_E = 1; end
S_2: set_F = 1;
endcase
end
endmodule
module Datapath_RTL (A, E, F, set_E, clr_E, set_F, clr_A_F, incr_A, clock);
output reg [3: 0] A; // register for counter
output reg E, F; // flags
input set_E, clr_E, set_F, clr_A_F, incr_A, clock;
// Code register transfer operations directly from ASMD chart (Fig. 8-9d)
always @ (posedge clock) begin
if (set E) E <= 1;
if (clr_E) }\quad\textrm{E}<=0\mathrm{ ;
if (set_F) F <= 1;
if (clr_A_F) begin A <= 0; F <= 0; end
if (incr_
end
endmodule
module t_Design_Example_RTL;
reg Start, clock, reset_b;
wire [3: 0] A;
wire E, F;
// Instantiate design example
Design_Example_RTL M0 (A, E, F, Start, clock, reset_b);
// Describe stimulus waveforms
initial \#500 \$finish; // Stopwatch
initial fork
\#25 reset_b = 0; // Test for recovery from reset on-the-fly.
\#27 reset_b = 1;
join
initial
begin
reset_b = 0;
Start = 0;
clock = 0;

```
```

        #5 reset b = 1; Start = 1;
        //repeat (32)
        repeat (38) // Modify for test of reset_b on-the-fly
        begin
        #5 clock = ~ clock; // Clock generator
        end
        end
    initial
\$monitor ("A = %b E = %b F = %b time = %0d", A, E, F, \$time);
endmodule

```


RTL notation:
s0: (initial state) If start \(=0\) go back to state \(s 0\), If (start \(=1\) ) then \(B R \leftarrow\) multiplicand, \(A R \leftarrow\) multiplier, \(P R \leftarrow 0\), go to \(s 1\).
s1: (check \(A R\) for Zero) Zero \(=1\) if \(A R=0\), if (Zero \(=1\) ) then go back to \(s 0(\) done \()\) If (Zero \(=0)\) then go to \(s 1, P R \leftarrow P R+B R, A R \leftarrow A R-1\).
The internal architecture of the datapath consists of a double-width register to hold the product \((P R)\), a register to hold the multiplier \((A R)\), a register to hold the multiplicand \((B R)\), a double-width parallel adder, and single-width parallel adder. The single-width adder is used to implement the operation of decrementing the multiplier unit. Adding a word consisting entirely of 1 s to the multiplier accomplishes the 2's complement subtraction of 1 from the multiplier. Figure 8.16 (a) below shows the ASMD chart, block diagram, and controller of the circuit. Figure 8.16 (b) shows the internal architecture of the datapath. Figure 8.16 (c) shows the results of simulating the circuit.


Note: Form Zero as the output of an OR gate whose inputs are the bits of the register \(A R\).

(a) ASMD chart, block diagram, and controller

(b) Datapath

(c) Simulation results
```

module Prob_8_16_STR (
output [15: 0] PR, output done,
input [7: 0] data_AR, data_BR, input start, clock, reset_b
);
Controller_P8_16 M0 (done, Ld_regs, Add_decr, start, zero, clock, reset_b);
Datapath_P8_16 M1 (PR, zero, data_AR, data_BR, Ld_regs, Add_decr, clock, reset_b);
endmodule
module Controller_P8_16 (output done, output reg Ld_regs, Add_decr, input start, zero, clock, reset_b);
parameter s0 = 1'b0, s1 = 1'b1;
reg state, next_state;
assign done = (state == s0);
always @ (posedge clock, negedge reset_b)
if (!reset_b) state <= s0; else state <= next_state;
always @ (state, start, zero) begin
Ld_regs = 0;
Add_decr = 0;
case (state)
s0: if (start) begin Ld_regs = 1; next_state = s1; end
s1: if (zero) next_state = s0; else begin next_state = s1; Add_decr = 1; end
default: next_state = s0;
endcase
end
endmodule
module Register_32 (output [31: 0] data_out, input [31: 0] data_in, input clock, reset_b);
Register_8 M3 (data_out [31: 24], data_in [31: 24], clock, reset_b);
Register_8 M2 (data_out [23: 16] , data_in [23: 16], clock, reset_b);
Register_8 M1 (data_out [15: 8], data_in [15: 8], clock, reset_b);
Register_8 M0 (data_out [7: 0], data_in [7: 0], clock, reset_b);
endmodule
module Register_16 (output [15: 0] data_out, input [15: 0] data_in, input clock, reset_b);
Register_8 M1 (data_out [15: 8], data_in [15: 8], clock, reset_b);
Register_8 M0 (data_out [7: 0] , data_in [7: 0], clock, reset_b);
endmodule
module Register_8 (output [7: 0] data_out, input [7: 0] data_in, input clock, reset_b);
D_flop M7 (data_out[7] data_in[7], clock, reset_b);
D_flop M6 (data_out[6] data_in[6], clock, reset_b);
D_flop M5 (data_out[5] data_in[5], clock, reset_b);
D_flop M4 (data_out[4] data_in[4], clock, reset_b);
D_flop M3 (data_out[3] data_in[3], clock, reset_b);
D_flop M2 (data_out[2] data_in[2], clock, reset_b);
D_flop M1 (data_out[1] data_in[1], clock, reset_b);
D_flop MO (data_out[0] data_in[0], clock, reset_b);
endmodule
module Adder_32 (output c_out, output [31: 0] sum, input [31: 0] a, b);
assign {c_out, sum} = a + b;
endmodule
module Adder_16 (output c_out, output [15: 0] sum, input [15: 0] a, b);
assign {c_out, sum} = a + b;
endmodule

```
```

module D_flop (output q, input data, clock, reset_b);
always @ (posedge clock, negedge reset_b)
if (!reset_b) q <= 0; else q <= data;
endmodule
module Datapath_P8_16(
output reg [15: 0] PR, output zero,
input [7: 0] data_AR, data_BR, input Ld_regs, Add_decr, clock, reset_b
);
reg [7: 0] AR, BR;
assign zero = ~(|AR);
always @ (posedge clock, negedge reset_b)
if (!reset_b) begin AR <= 8'b0; BR <= 8'b0; PR <= 16'b0; end
else begin
if (Ld_regs) begin AR <= data_AR; BR <= data_BR; PR <= 0; end
else if (Add_decr) begin PR <= PR + BR; AR <= AR -1; end
end
endmodule
// Test plan - Verify;
// Power-up reset
// Data is loaded correctly
// Control signals assert correctly
// Status signals assert correctly
// start is ignored while multiplying
// Multiplication is correct
// Recovery from reset on-the-fly
module t_Prob_P8_16;
wire done;
wire [15: 0] PR;
reg [7: 0] data_AR, data_BR;
reg start, clock, reset_b;
Prob_8_16_STR M0 (PR, done, data_AR, data_BR, start, clock, reset_b);
initial \#500 \$finish;
initial begin clock = 0; forever \#5 clock = ~clock; end
initial fork
reset b = 0;
\#12 reset_b = 1;
\#40 reset_b = 0;
\#42 reset_b = 1;
\#90 reset_b = 1;
\#92 reset_b = 1;
join
initial fork
\#20 start = 1;
\#30 start = 0;
\#40 start = 1;
\#50 start = 0;
\#120 start = 1;
\#120 start = 0;
join

```
```

initial fork
data_AR = 8'd5; // AR > 0
data_BR = 8'd20;
\#80 data_AR = 8'd3;
\#80 data_BR = 8'd9;
\#100 data_AR = 8'd4;
\#100 data_BR = 8'd9;
join
endmodule

```
8.17 \(\left(2^{n}-1\right)\left(2^{n}-1\right)<\left(2^{2 n}-1\right)\) for \(n \geq 1\)
8.18
(a) The maximum product size is 32 bits available in registers \(A\) and \(Q\).
(b) \(P\) counter must have 5 bits to load 16 (binary 10000) initially.
(c) \(Z\) (zero) detection is generated with a 5-input NOR gate.

\subsection*{8.19}

Multiplicand \(B=11011_{2}=27_{10}\)
Multiplier \(\quad Q=10111_{2}=23_{10}\)
Product: \(C A Q=621_{10}\)
\begin{tabular}{|c|c|c|c|c|}
\hline & C & A & Q & \(\boldsymbol{P}\) \\
\hline Multiplier in \(Q\) & 0 & 00000 & 10111 & 101 \\
\hline Q0 = 1; add \(B\) & & 11011 & & \\
\hline First partial product & 0 & 11011 & 10111 & 100 \\
\hline Shift right CAQ & 0 & 01101 & 11011 & \\
\hline Q0 = 1; add \(B\) & & 11011 & & \\
\hline Second partial product & 1 & 01000 & 11011 & 011 \\
\hline Shift right CAQ & 0 & 10100 & 01101 & \\
\hline \(Q 0=1\); add \(B\) & & 11011 & & \\
\hline Third partial product & 1 & 01111 & 01101 & 010 \\
\hline Shift right CAQ & 0 & 10111 & 10110 & \\
\hline Shift right CAQ & 0 & 01011 & 11011 & \\
\hline Fourth partial product & 0 & 01011 & 11011 & 001 \\
\hline Q0 = 1; add B & & 11011 & & \\
\hline Fifth partial product & 1 & 00110 & 11011 & 000 \\
\hline Shift right CAQ & 0 & 10011 & 01101 & \\
\hline Final product in \(A Q\) :
\[
A Q=10011 \_01101=621_{10}
\] & & & & \\
\hline
\end{tabular}
8.20

S_idle \(=1 \mathrm{t}\) ns
The loop between S_add and S_shift takes 2nt ns)
Total time to multiply: \((2 n+1) \mathrm{t}\)

\subsection*{8.21}
\begin{tabular}{lll} 
State codes: & \(G_{1}\) & \(G_{0}\) \\
S_idle & 0 & 0 \\
S_add & 0 & 1 \\
S_shift1 & 0 & \\
unused & 0 & 0
\end{tabular}


Note that the machine described by Fig. P8.22 requires four states, but the machine described byFig. 8.15 (b) requires only three. Also, observe that the sample simulation results show a case where the carry bit regsiter, C, is needed to support the addition operation. The datapath is 8 bits wide.
```

module Prob_8_22 \# (parameter m_size = 9)
(
output [2*m_size -1: 0] Product,
output Ready,
input [m_size -1: 0] Multiplicand, Multiplier,
input Start, clock, reset_b
);
wire [m_size -1: 0] A, Q;
assign Product $=\{\mathrm{A}, \mathrm{Q}\}$;
wire Q0, Zero, Load_regs, Decr_P, Add_regs, Shift_regs;
Datapath_Unit M0 (A, Q, Q0, Zero, Multiplicand, Multiplier, Load_regs, Decr_P, Add_regs, Shift_regs,
clock, reset_b);
Control_Unit M1 (Ready, Decr_P, Load_regs, Add_regs, Shift_regs, Start, Q0, Zero, clock, reset_b);
endmodule

```
```

module Datapath_Unit \# (parameter m_size = 9, BC_size = 4)
(
output reg [m_size -1: 0] A, Q,
output Q0, Zero,
input [m_size -1: 0] Multiplicand, Multiplier,
input Load_regs, Decr_P, Add_regs, Shift_regs, clock, reset_b
);
reg C;
reg [BC_size -1: 0] $P$;
reg [m_size -1: 0] B;
assign $\mathrm{Q} 0=\mathrm{Q}[0]$;
assign Zero = ( $\mathrm{P}==0$ );
always @ (posedge clock, negedge reset_b)
if (reset_b == 0) begin
B $<=0 ; C<=0$;
A $<=0$;
$\mathrm{Q}<=0$;
P <= m_size;
end
else begin
if (Load_regs) begin
A $<=0$;
C <= 0;
Q <= Multiplier;
B $<=$ Multiplicand;
P <= m_size;
end
if (Decr_P) $\mathrm{P}<=\mathrm{P}-1$;
if (Add_regs) $\{\mathrm{C}, \mathrm{A}\}<=\mathrm{A}+\mathrm{B}$;
if (Shift_regs) $\{C, A, Q\}<=\{C, A, Q\} \gg 1$;
end
endmodule
module Control_Unit (
output Ready, Decr_P, output reg Load_regs, Add_regs, Shift_regs, input Start, Q0, Zero, clock,
reset_b
);
reg [ 1: 0] state, next_state;
parameter S_idle = 2'b00, S_loaded = 2'b01, S_sum = 2'b10, S_shifted = 2'b11;
assign Ready = (state == S_idle);
assign Decr_P = (state == S_loaded);
always @ (posedge clock, negedge reset_b)
if (reset_b == 0) state <= S_idle; else state <= next_state;
always @ (state, Start, Q0, Zero) begin
next_state = S_idle;
Load_regs $=\overline{0}$;
Add_regs = 0;
Shift_regs = 0;
case (state)
S_idle: if (Start == 0) next_state = S_idle; else begin next_state = S_loaded; Load_regs = 1; end
S_loaded: if (Q0) begin next_state = S_sum; Add_regs = 1; end
else begin next_state = S_shifted; Shift_regs =1; end
S_sum: begin next_state = S_shifted; Shift_regs = 1; end
S_shifted: if (Zero) next_state = S_idle; else next_state = S_loaded;
endcase
end
endmodule

```
```

| parameter | m_size = 9; // Width of datapath |
| :---: | :---: |
| wire [2 * m_size - 1: 0] | Product; |
| wire | Ready; |
| reg [m_size-1: 0] | Multiplicand, Multiplier; |
| reg | Start, clock, reset_b; |
| integer | Exp_Value; |
| reg | Error; |

    Prob_8_22 M0 (Product, Ready, Multiplicand, Multiplier, Start, clock, reset_b);
    initial \#140000 \$finish;
    initial begin clock $=0$; $\# 5$ forever $\# 5$ clock $=\sim$ clock; end
initial fork
reset_b = 1;
\#2 reset_b = 0;
\#3 reset_b = 1;
join
initial begin \#5 Start = 1; end
always @ (posedge Ready) begin
Exp_Value = Multiplier * Multiplicand;
$/ / E x \bar{p} \_$Value $=$Multiplier * Multiplicand +1 ; // Inject error to confirm detection
end
always @ (negedge Ready) begin
Error $=($ Exp_Value $\wedge$ Product $)$;
end
initial begin
\#5 Multiplicand $=0$;
Multiplier = 0;
repeat (64) \#10 begin Multiplier = Multiplier + 1;
repeat (64) @ (posedge MO.Ready) \#5 Multiplicand = Multiplicand + 1;
end
end
endmodule

```

8.23 As shown in Fig. P8.23 the machine asserts Load_regs in state \(S_{\text {_load. This will cause the machine to }}\) operate incorrectly. Once Load_regs is removed from S_load the machine operates correctly. The state S_load is a wasted state. Its removal leads to the same machine as dhown in Fig. P8.15b.
```

module Prob_8_23 \# (parameter m_size = 9)
(
output [2*m_size -1: 0] Product,
output Ready,
input [m_size -1: 0] Multiplicand, Multiplier,
input Start, clock, reset_b
);
wire [m_size -1: 0] A, Q;
assign Product ={A,Q};
wire Q0, Zero, Load_regs, Decr_P, Add_regs, Shift_regs;
Datapath_Unit M0 (A, Q, Q0, Zero, Multiplicand, Multiplier, Load_regs, Decr_P, Add_regs, Shift_regs,
clock, reset_b);
Control_Unit M1 (Ready, Decr_P, Shift_regs, Add_regs, Load_regs, Start, Q0, Zero, clock, reset_b);
endmodule
module Datapath_Unit \# (parameter m_size = 9, BC_size = 4)
(
output reg [m_size -1: 0] A, Q,
output Q0, Zero,
input [m_size -1: 0] Multiplicand, Multiplier,
input Load_regs, Decr_P, Add_regs, Shift_regs, clock, reset_b
);
reg C;
reg [BC_size -1: 0] P;
reg [m_size -1: 0] B;

```
```

assign $\mathrm{Q} 0=\mathrm{Q}[0]$;
assign Zero $=(P==0)$;
always @ (posedge clock, negedge reset_b)
if (reset_b == 0) begin
A <= 0;
C <= 0;
$\mathrm{Q}<=0$;
B $<=0$;
P <= m_size;
end
else begin
if (Load_regs) begin
A $<=0$;
C < = 0;
Q <= Multiplier;
B <= Multiplicand;
P <= m_size;
end
if (Decr_P) P <= P -1;
if (Add_regs) $\{C, A\}<=A+B$;
if (Shift_regs) $\{C, A, Q\}<=\{C, A, Q\} \gg 1$;
end
endmodule
module Control_Unit (
output Ready, Decr_P, Shift_regs, output reg Add_regs, Load_regs, input Start, Q0, Zero, clock,
reset_b
);
reg [ 1: 0] state, next_state;
parameter S_idle = 2'b00, S_load = 2'b01, S_decr = 2'b10, S_shift = 2'b11;
assign Ready = (state == S_idle);
assign Shift_regs = (state == S_shift);
assign Decr_P = (state == S_decr);
always @ (posedge clock, negedge reset_b)
if (reset_b == 0) state <= S_idle; else state <= next_state;
always @ (state, Start, Q0, Zero) begin
next_state = S_idle;
Load_regs = 0;
Add_regs $=0$;
case (state)
S_idle: if (Start == 0) next_state = S_idle; else begin next_state = S_load; Load_regs = 1; end
S_load: begin next_state = S_decr; end
S_decr: begin next_state = S_shift; if (Q0) Add_regs = 1; end
S_shift: if (Zero) next_state = S_idle; else next_state = S_load;
endcase
end
endmodule
module t_Prob_8_23 ();
parameter $\quad$ m_size $=9$; $\quad$ Width of datapath
wire [2 * m_size-1: 0] Product;
wire Ready;
reg [m_size-1: 0] Multiplicand, Multiplier;
reg Start, clock, reset_b;
integer Exp_Value;
reg Error;

```

Prob_8_23 M0 (Product, Ready, Multiplicand, Multiplier, Start, clock, reset_b);
```

initial \#140000 \$finish;
initial begin clock = 0; \#5 forever \#5 clock = ~clock; end
initial fork
reset_b = 1;
\#2 reset_b = 0;
\#3 reset_b = 1;
join
initial begin \#5 Start = 1; end
always @ (posedge Ready) begin
Exp_Value = Multiplier * Multiplicand;
//Exp_Value = Multiplier * Multiplicand +1; // Inject error to confirm detection
end
always @ (negedge Ready) begin
Error = (Exp_Value ^ Product);
end
initial begin
\#5 Multiplicand = 0;
Multiplier = 0;
repeat (64) \#10 begin Multiplier = Multiplier + 1;
repeat (64) @ (posedge M0.Ready) \#5 Multiplicand = Multiplicand + 1;
end
end
endmodule

```

```

module Prob_8_24 \# (parameter dp_width = 5)
(
output [2*dp_width-1: 0] Product,
output Ready,
input [dp_width-1: 0] Multiplicand, Multiplier,
input Start, clock, reset_b
);
wire Load_regs, Decr_P, Add_regs, Shift_regs, Zero, Q0;
Controller M0 (
Ready, Load_regs, Decr_P, Add_regs, Shift_regs, Start, Zero, Q0,
clock, reset_b
);
Datapath M1(Product, Q0, Zero,Multiplicand, Multiplier,
Start, Load_regs, Decr_P, Add_regs, Shift_regs, clock, reset_b);
endmodule
module Controller (
output Ready,
output reg Load_regs, Decr_P, Add_regs, Shift_regs,
input Start, Zero, Q0, clock, reset_b
);
parameter S_idle = 3'b001, // one-hot code
S_add = 3'b010,
S_shift = 3'b100;
reg [2: 0] state, next_state; // sized for one-hot
assign Ready = (state == S_idle);
always @ (posedge clock, negedge reset_b)
if (~reset_b) state <= S_idle; else state <= next_state;
always @ (state, Start, Q0, Zero) begin
next_state = S_idle;
Load_regs = 0;
Decr_P = 0;
Add_regs = 0;
Shift_regs = 0;
case (state)
S_idle: if (Start) begin next_state = S_add; Load_regs = 1; end
S_add:begin next_state = \overline{S_shift; Dēcr_P = 1; if (Q0) Add_regs = 1; end}
S_shift: begin
Shift_regs = 1;
if (Zero) next_state = S_idle;
else next_state = S_ad\overline{d};
end
default: next_state = S_idle;
endcase
end
endmodule

```
```

module Datapath \#(parameter dp_width = 5, BC_size = 3) (
output [2*dp_width - 1: 0] Product, output Q0, output Zero,
input [dp_width - 1: 0] Multiplicand, Multiplier,
input Start, Load_regs, Decr_P, Add_regs, Shift_regs, clock, reset_b
);
// Default configuration: 5-bit datapath
reg [dp_width - 1: 0] A, B, Q; // Sized for datapath
reg
[BC_siz
P; // Bit counter
assign Q0 = Q[0];
assign Zero = (P == 0); // Counter is zero
assign Product = {C, A, Q};
always @ (posedge clock, negedge reset_b)
if (reset_b == 0) begin // Added to this solution, but
P <= dp_width; // not really necessary since Load_regs
B <= 0; // initializes the datapath
C <= 0;
A <= 0;
Q <= 0;
end
else begin
if (Load_regs) begin
P <= dp_width;
A <= 0;
C <= 0;
B <= Multiplicand;
Q <= Multiplier;
end
if (Add_regs) {C, A} <= A + B;
if (Shift_regs) {C, A,Q}<= {C,A,Q} >> 1;
if (Decr_P) P <= P -1;
end
endmodule
module t_Prob_8_24;
parameter dp_width = 5; // Width of datapath
wire [2 * dp_width - 1: 0] Product;
wire Ready;
reg [dp_width - 1: 0] Multiplicand, Multiplier;
reg Start, clock, reset_b;
integer Exp_Value;
reg Error;
Prob_8_24 M0(Product, Ready, Multiplicand, Multiplier, Start, clock, reset_b);
initial \#115000 \$finish;
initial begin clock = 0; \#5 forever \#5 clock = ~clock; end
initial fork
reset_b = 1;
\#2 reset_b = 0;
\#3 reset_b = 1;
join
always @ (negedge Start) begin
Exp_Value = Multiplier * Multiplicand;
//Exp_Value = Multiplier * Multiplicand +1; // Inject error to confirm detection
end
always @ (posedge Ready) begin
\# 1 Error <= (Exp_Value ^ Product) ;
end

```
```

initial begin
\#5 Multiplicand = 0;
Multiplier = 0;
repeat (32) \#10 begin
Start = 1;
\#10 Start = 0;
repeat (32) begin
Start = 1;
\#10 Start = 0;
\#100 Multiplicand = Multiplicand + 1;
end
Multiplier = Multiplier + 1;
end
end
endmodule

```


(b)
// The multiplier of Fig. 8.15 is modified to detect whether the multiplier or multiplicand are initially zero, // and to detect whether the multiplier becomes zero before the entire multiplier has been applied // to the multiplicand. Signal empty is generated by the datapath unit and used by the // controller. Note that the bits of the product must be selected according to the stage at which \(/ /\) termination occurs. The test for the condition of an empty multiplier is hardwired here for // dp_width = 5 because the range bounds of a vector must be defined by integer constants.
// This prevents development of a fully parameterized model.
// Note: the test bench has been modified.
```

module Prob_8_25 \#(parameter dp_width = 5)
(
output [2*dp_width - 1: 0] Product,
Moutput Ready,
input Start, clock, reset_b
);
wire Load_regs, Decr_P, Add_regs, Shift_regs, Empty, Zero, Q0;
Controller M0 (
Ready, Load_regs, Decr_P, Add_regs, Shift_regs, Start, Empty, Zero, Q0,
clock, reset_b
);

```

Datapath M1(Product, Q0, Empty, Zero,Multiplicand, Multiplier, Start, Load_regs, Decr_P, Add_regs, Shift_regs, clock, reset_b);
endmodule
```

module Controller (
output Ready,
output reg Load_regs, Decr_P, Add_regs, Shift_regs,
input Start, Empty, Zero, Q0, clock, reset_b
);
parameter BC size = 3; // Size of bit counter
parameter S idle = 3'b001, // one-hot code
S_add = 3'b010,
S_shift = 3'b100;
reg [2: 0] state, next_state; // sized for one-hot
assign Ready = (state == S_idle);
always @ (posedge clock, negedge reset_b)
if (~reset_b) state <= S_idle; else state <= next_state;
always @ (state, Start, Q0, Empty, Zero) begin
next_state = S_idle;
Load_regs = 0;
Decr_P = 0;
Add__
Shift_regs = 0;
case (state)
S_idle: if (Start) begin next_state = S_add; Load_regs = 1; end
S_add: begin next_state = S_shift; Decr_P = 1; if (Q0) Add_regs = 1; end
S_shift: begin
Shift_regs = 1;
if (Zero) next_state = S_idle;
else if (Empty) next_state = S_idle;
else next_state = S_add;
end
default: next_state = S_idle;
endcase
end
endmodule
module Datapath \#(parameter dp_width = 5, BC_size = 3) (
output reg [2*dp_width - 1: 0] Product, output Q0, output Empty, output Zero,
input [dp_width - 1: 0] Multiplicand, Multiplier,
input Start, Load_regs, Decr_P, Add_regs, Shift_regs, clock, reset_b
);
// Default configuration: 5-bit datapath
parameter S_idle = 3'b001, // one-hot code
S add = 3'b010,
S_shift = 3'b100;
reg [dp_width-1: 0] A, B, Q; // Sized for datapath
reg C;
reg [BC_size-1: 0] P; // Bit counter
wire [2*dp_width -1: 0] Internal_Product = {C, A, Q};
assign }\quad\textrm{Q}0=\textrm{Q}[0]
assign Zero = (P == 0); // Bit counter is zero
always @ (posedge clock, negedge reset_b)

| if $($ reset_b $==0$ ) begin | // Added to this solution, but |
| :--- | :--- |
| $\mathrm{P}<=\mathrm{dp}$ width; | // not really necessary since Load_regs |
| $\mathrm{B}<=0 ;$ | // initializes the datapath |
| $\mathrm{C}<=0 ;$ |  |
| $\mathrm{A}<=0 ;$ |  |
| $\mathrm{Q}<=0 ;$ |  |
| end |  |

```
```

    else begin
    if (Load_regs) begin
        P <= dp_width;
        A <= 0;
        C <= 0;
        B <= Multiplicand;
        Q <= Multiplier;
    end
    if (Add_regs) {C, A} <= A + B;
    if (Shift_regs) {C,A,Q} <= {C,A,Q} >> 1;
    if (Decr_P) P <= P -1;
    end
II Status signals
reg Empty_multiplier;
wire Empty_multiplicand = (Multiplicand == 0);
assign Empty = Empty_multiplicand || Empty_multiplier;
always @ (P, Internal_Product) begin// Note: hardwired for dp_width 5
Product=0;
case (P) // Examine multiplier bits
0: Product = Internal_Product;
: Product = Internal_Product [2*dp_width -1: 1];
2: Product = Internal_Product [2*dp_width -1: 2];
3: Product = Internal_Product [2*dp_width -1: 3];
4: Product = Internal_Product [2*dp_width -1: 4];
5: Product = 0;
endcase
end
always @ (P, Q) begin // Note: hardwired for dp_width 5
Empty_multiplier = 0;
case (P)
0: Empty_multiplier = 1;
1: if (Q[1] == 0) Empty_multiplier = 1;
2: if (Q[2: 1] == 0) Empty_multiplier = 1;
3: if (Q[3: 1] == 0) Empty_multiplier = 1;
4: if (Q[4: 1] == 0) Empty_multiplier = 1;
5: if (Q[5: 1] == 0) Empty_multiplier = 1;
default: Empty_multiplier = 1'bx;
endcase
end
endmodule
module t_Prob_8_25;
parameter // Width of datapath
wire [2 * dp_width - 1: 0] Product;
wire Ready;
reg [dp_width-1: 0] Multiplicand, Multiplier;
reg Start, clock, reset_b;
integer Exp_Value;
reg Error;

```

Prob_8_25 M0(Product, Ready, Multiplicand, Multiplier, Start, clock, reset_b);
initial \#115000 \$finish;
initial begin clock \(=0\); \#5 forever \#5 clock \(=\sim\) clock; end
initial fork
    reset_b = 1 ;
    \#2 reset_b \(=0\);
    \#3 reset_b = 1;
join
```

always @ (negedge Start) begin
Exp_Value = Multiplier * Multiplicand;
//Exp_Value = Multiplier * Multiplicand +1; // Inject error to confirm detection
end
always @ (posedge Ready) begin
\# 1 Error <= (Exp_Value ^ Product) ;
end
initial begin
\#5 Multiplicand = 0;
Multiplier = 0;
repeat (32) \#10 begin
Start = 1;
\#10 Start = 0;
repeat (32) begin
Start = 1;
\#10 Start = 0;
\#100 Multiplicand = Multiplicand + 1;
end
Multiplier = Multiplier + 1;
end
end
endmodule

```
(c) Test plan: Exhaustively test all combinations of multiplier and multiplicand, using automatic error checking. Verify that early termination is implemented. Sample of simulation results is shown below.


module Prob_8_26 (Product, Ready, Multiplicand, Multiplier, Start, clock, reset_b); // Default configuration: 5-bit datapath
\begin{tabular}{|c|c|c|c|}
\hline \multicolumn{3}{|l|}{parameter} & // Set to width of datapath \\
\hline output [2 & [2*dp_width - 1: 0] & Product; & \\
\hline output & & Ready; & \\
\hline input & \multirow[t]{5}{*}{[dp_width - 1: 0]} & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{Multiplicand, Multiplier; Start, clock, reset_b;}} \\
\hline input & & & \\
\hline parameter & & BC_size = & - 3; // Size of bit counter \\
\hline parameter & & S_idle = & 2'b01, // one-hot code \\
\hline & & S_add_shif & ift \(=2\) 'b10; \\
\hline
\end{tabular}

always @ (state, Start, Q[0], Zero) begin
next_state = S_idle;
Load_regs \(=0\);
Decr_P = 0;
Add_shift \(=0\);
Shift = 0;
case (state)
S_idle:
begin if (Start) next_state = S_add_shift; Load_regs = 1; end
```

        S_add_shift: begin
                        Decr_P = 1;
                        if (Zero) next_state = S_idle;
    else begin
        next_state = S_add_shift;
        if (Q[0]) Add_shift = 1; else Shift = 1;
    end
    end
default: next_state = S_idle;
endcase
end
II datapath unit
always @ (posedge clock) begin
if (Load_regs) begin
P <= dp_width;
A <= 0;
C<= 0;
B <= Multiplicand;
Q <= Multiplier;
end
if (Decr_P) P <= P -1;
if (Add_shift) {C, A, Q} <= {C, A+B, Q} >> 1;
if (Shift) {C, A,Q}<= {C, A,Q}>> 1;
end
endmodule
module t_Prob_8_26;
parameter // Width of datapath
wire [2 * dp_width - 1: 0] Product;
wire Ready;
reg [dp_width-1:0] Multiplicand, Multiplier;
reg
integer Exp_Value;
Start, clock, reset_b;
wire Error;
Prob_8_26 M0 (Product, Ready, Multiplicand, Multiplier, Start, clock, reset_b);
initial \#70000 \$finish;
initial begin clock = 0; \#5 forever \#5 clock = ~clock; end
initial fork
reset_b = 1;
\#2 reset_b = 0;
\#3 reset_b = 1;
join
initial begin \#5 Start = 1; end
always @ (posedge Ready) begin
Exp_Value = Multiplier * Multiplicand;
end
assign Error = Ready \& (Exp_Value ^ Product);
initial begin
\#5 Multiplicand = 0;
Multiplier = 0;
repeat (32) \#10 begin Multiplier = Multiplier + 1;
repeat (32) @ (posedge M0.Ready) \#5 Multiplicand = Multiplicand + 1;
end
end
endmodule

```

Sample of simulation results.

(a)
// Test bench for exhaustive simulation module t_Sequential_Binary_Multiplier;
\begin{tabular}{ll} 
parameter & dp_width = 5; \(\quad\) // Width of datapath \\
wire [2 *dp_width - 1: 0] & Product; \\
wire & Ready; \\
reg [dp_width - 1: 0] & Multiplicand, Multiplier; \\
reg & Start, clock, reset_b;
\end{tabular}

> Sequential_Binary_Multiplier M0 (Product, Ready, Multiplicand, Multiplier, Start, clock, reset_b);
initial \#109200 \$finish;
initial begin clock \(=0\); \#5 forever \#5 clock = ~clock; end
initial fork
reset_b = 1;
\#2 reset_b \(=0\);
\#3 reset_b = 1;
join
initial begin \#5 Start = 1; end
initial begin
\#5 Multiplicand \(=0\);
Multiplier \(=0\);
repeat (31) \#10 begin Multiplier = Multiplier + 1;
repeat (32) @ (posedge M0.Ready) \#5 Multiplicand = Multiplicand + 1;
end
Start \(=0\);
end
// Error Checker
```

reg Error;
reg [2*dp_width -1: 0] Exp_Value;
always @ (posedge Ready) begin
Exp_Value = Multiplier * Multiplicand;
//Exp}_Value = Multiplier * Multiplicand + 1; // Inject error to verify detectio
Error = (Exp_Value ^ Product);
end
endmodule
module Sequential_Binary_Multiplier (Product, Ready, Multiplicand, Multiplier, Start, clock, reset_b);
// Default configuration: 5-bit datapath
parameter dp_width = 5; // Set to width of datapath
output [2*dp_width-1: 0] Product;
output Ready;
input [dp_width-1: 0] Multiplicand, Multiplier;
input Start, clock, reset_b;
parameter BC_size = 3; // Size of bit counter
parameter S_idle = 3'b001, // one-hot code
S_add = 3'b010,
S_shift = 3'b100;

| reg | $[2: 0]$ | state, next_state; |
| :--- | :--- | :--- | :--- |
| reg | [dp_width - 1: 0] | A, B, Q; |
| reg |  | C; Sized for datapath |
| reg | $\left[B C \_s i z e-1: 0\right]$ | P; |
| reg |  | Load_regs, Decr_P, Add_regs, Shift_regs; |

```
// Miscellaneous combinational logic
```

assign Product ={C, A, Q};
wire Zero = (P == 0); // counter is zero
wire Ready = (state == S_idle); // controller status

```
// control unit
```

always @ (posedge clock, negedge reset_b)
if ( $\sim$ reset_b) state <= S_idle; else state <= next_state;
always @ (state, Start, Q[0], Zero) begin
next_state = S_idle;
Load_regs = 0;
Decr_P = 0;
Add_regs $=0$;
Shift_regs = 0;
case (state)
S_idle: begin if (Start) next_state = S_add; Load_regs = 1 ; end
S_add:begin next_state = S_shift; Decr_P = 1; if (Q[0]) Add_regs = 1; end
S_shift: begin Shift_regs = 1; if (Zero) next_state = S_idle;
else next_state = S_add; end
default: - next_state = S_idle;
endcase
end

```
// datapath unit
```

always @ (posedge clock) begin
if (Load_regs) begin
P <= d\overline{p}_width;
A <= 0;
C <= 0;
B <= Multiplicand;
Q <= Multiplier;
end
if (Add_regs) {C, A} <= A + B;
if (Shift_regs) {C, A,Q}<= {C,A,Q} >> 1;
if (Decr_P) P <= P -1;
end
endmodule

```

Sample of simulation results:

(b) In this part the controller is described by Fig. 8.18. The test bench includes probes to display the state of the controller.
```

// Test bench for exhaustive simulation
module t_Sequential_Binary_Multiplier;
parameter // Width of datapath
wire [2 * dp_width - 1: 0] Product;
wire
Ready;
reg [dp_width-1: 0] Multiplicand, Multiplier;
reg
Start, clock, reset_b;

```
    Sequential_Binary_Multiplier M0 (Product, Ready, Multiplicand, Multiplier, Start, clock, reset_b);
    initial \#109200 \$finish;
    initial begin clock = 0; \#5 forever \#5 clock = ~clock; end
    initial fork
        reset_b = 1;
    \#2 reset_b = 0;
    \#3 reset_b = 1;
    join
    initial begin \#5 Start = 1; end
    initial begin
    \#5 Multiplicand \(=0\);
    Multiplier = 0;
    repeat (31) \#10 begin Multiplier = Multiplier + 1;
        repeat (32) @ (posedge M0.Ready) \#5 Multiplicand = Multiplicand + 1;
    end
    Start \(=0\)
    end
// Error Checker
    reg Error;
    reg [2*dp_width -1: 0] Exp_Value;
    always @ (posedge Ready) begin
    Exp_Value = Multiplier * Multiplicand;
    //Exp_Value = Multiplier * Multiplicand + 1; // Inject error to verify detection
    Error \(=\left(\right.\) Exp_Value \({ }^{\wedge}\) Product \()\);
    end
    wire [2: 0] state \(=\{\) M0.G2, M0.G1, M0.G0\};
endmodule
module Sequential_Binary_Multiplier (Product, Ready, Multiplicand, Multiplier, Start, clock, reset_b);
// Default configuration: 5-bit datapath
    parameter dp_width \(=5 ; \quad / /\) Set to width of datapath
    output [2*dp_width-1: 0] Product;
    output Ready;
    input [dp_width-1: 0] Multiplicand, Multiplier;
    input Start, clock, reset_b;
    parameter \(\quad B C \_s i z e ~=~ 3 ; ~ / / ~ S i z e ~ o f ~ b i t ~ c o u n t e r ~\)
    reg [dp_width - 1: 0] A, \(\bar{B}, Q\); // Sized for datapath
    reg
reg [BC_size-1: 0]
    C;
    P;
    wire Load_regs, Decr_P, Add_regs, Shift_regs;
// Status signals
\begin{tabular}{lll} 
assign & Product \(=\{C, A, Q\} ;\) & \\
wire & \(Z e r o=(P==0) ;\) & \(/ /\) counter is zero \\
wire & \(Q 0=Q[0] ;\) &
\end{tabular}
// One-Hot Control unit (See Fig. 8.18)
DFF_S M0 (G0, DO, clock, Set);
DFF M1 (G1, D1, clock, reset_b);
DFF M2 (G2, G1, clock, reset_b);
or (D0, w1, w2);
and (w1, G0, Start_b);
and (w2, Zero, G2);
not (Start_b, Start);
not (Zero_b, Zero);
or (D1, w3, w4);
and (w3, Start, G0);
and (w4, Zero_b, G2);
and (Load_regs, G0, Start);
and (Add_regs, Q0, G1);
assign Rēady \(=\mathrm{GO}\);
assign Decr_P = G1;
assign Shift_regs = G2;
not (Set, reset_b);
// datapath unit
always @ (posedge clock) begin
if (Load_regs) begin
P <= dp _width;
A <= 0;
C \(<=0\);
B <= Multiplicand;
Q <= Multiplier;
end
if (Add_regs) \(\{\mathrm{C}, \mathrm{A}\}<=\mathrm{A}+\mathrm{B}\);
if (Shift_regs) \(\{C, A, Q\}<=\{C, A, Q\} \gg 1\);
if (Decr_P) P <= P -1;
end
endmodule
module DFF_S (output reg Q, input data, clock, Set);
always @ ( posedge clock, posedge Set)
if (Set) \(\mathrm{Q}<=1\) 'b1; else \(\mathrm{Q}<=\) data;
endmodule
module DFF (output reg Q, input data, clock, reset_b);
always @ ( posedge clock, negedge reset_b)
if (reset_b \(==0\) ) \(\mathrm{Q}<=1\) 'b0; else \(\mathrm{Q}<=\) data;
endmodule

Sample of simulation results:
ts:

// Test bench for exhaustive simulation
module t_Sequential_Binary_Multiplier;
\begin{tabular}{ll} 
parameter & dp_width = 5; \(\quad\) // Width of datapath \\
wire [2 *dp_width - 1: 0] & Product; \\
wire & Ready; \\
reg [dp_width - 1: 0] & Multiplicand, Multiplier; \\
reg & Start, clock, reset_b;
\end{tabular}

Sequential_Binary_Multiplier M0 (Product, Ready, Multiplicand, Multiplier, Start, clock, reset_b);
initial \#109200 \$finish;
initial begin clock \(=0\); \#5 forever \#5 clock = ~clock; end
initial fork
reset_b = 1;
\#2 reset_b = 0;
\#3 reset_b = 1;

\section*{join}
```

initial begin \#5 Start = 1; end
initial begin
\#5 Multiplicand = 0;
Multiplier = 0;
repeat (31) \#10 begin Multiplier = Multiplier + 1;
repeat (32) @ (posedge M0.Ready) \#5 Multiplicand = Multiplicand + 1;
end
Start = 0;
end
// Error Checker
reg Error;
reg [2*dp_width -1: 0] Exp_Value;
always @ (posedge Ready) begin
Exp_Value = Multiplier * Multiplicand;
//Exp_Value = Multiplier * Multiplicand + 1; // Inject error to verify detection
Error = (Exp_Value ^ Product);
end
wire [2: 0] state = {M0.M0.G2, M0.M0.G1, M0.M0.G0}; // Watch state
endmodule
module Sequential_Binary_Multiplier
\#(parameter dp_width = 5)
(
output [2*dp_width -1: 0] Product,
output Ready,
input [dp_width -1: 0] Multiplicand, Multiplier,
input Start, clock, reset_b
);
wire Load_regs, Decr_P, Add_regs, Shift_regs, Zero, Q0;
Controller M0 (Ready, Load_regs, Decr_P, Add_regs, Shift_regs, Start, Zero, Q0, clock, reset_b);
Datapath M1(Product, Q0, Zero,Multiplicand, Multiplier, Start, Load_regs, Decr_P, Add_regs,
Shift_regs, clock, reset_b);
endmodule
module Controller (
output Ready,
output Load_regs, Decr_P, Add_regs, Shift_regs,
input Start, Zero, Q0, clock, reset_b
);
// One-Hot Control unit (See Fig. 8.18)
DFF_S M0 (G0, DO, clock, Set);
DFF M1 (G1, D1, clock, reset_b);
DFF M2 (G2, G1, clock, reset_b);
or (D0, w1, w2);
and (w1, G0, Start_b);
and (w2, Zero, G2);
not (Start_b, Start);
not (Zero_b, Zero);
or (D1, w3, w4);
and (w3, Start, G0);
and (w4, Zero_b, G2);
and (Load_regs, G0, Start);
and (Add_regs, Q0, G1);
assign Ready = G0;
assign Decr_P = G1;
assign Shift_regs = G2;
not (Set, reset_b);
endmodule

```
```

module Datapath \#(parameter dp_width = 5, BC_size = 3) (
output [2*dp_width - 1: 0] Product, output Q0, output Zero,
input [dp_width - 1: 0] Multiplicand, Multiplier,
input Start, Load_regs, Decr_P, Add_regs, Shift_regs, clock, reset_b
);
reg [dp_width - 1: 0] A, B, Q; // Sized for datapath
reg C ;
reg [BC_size-1: 0]
P;
assign $\quad$ Product $=\{C, A, Q\}$;
// Status signals
assign Zero = ( $\mathrm{P}==0$ ); // counter is zero
assign $\quad \mathrm{Q} 0=\mathrm{Q}[0]$;
always @ (posedge clock) begin
if (Load_regs) begin
P <= dp_width;
A <= 0;
C <= 0;
B <= Multiplicand;
Q <= Multiplier;
end
if (Add_regs) $\{C, A\}<=A+B$;
if (Shift_regs) $\{C, A, Q\}<=\{C, A, Q\} \gg 1$;
if (Decr_P) P <= P-1;
end
endmodule
module DFF_S (output reg Q, input data, clock, Set);
always @ (posedge clock, posedge Set)
if (Set) Q <= 1'b1; else Q<= data;
endmodule
module DFF (output reg Q, input data, clock, reset_b);
always @ ( posedge clock, negedge reset_b)
if (reset_b == 0) Q <= 1'b0; else Q<= data;
endmodule

```


\subsection*{8.29}
(a)

(b)
\[
\begin{aligned}
& \mathrm{DS}_{0}=\mathrm{x}^{\prime} \mathrm{y}^{\prime} \mathrm{S}_{0}+\mathrm{S}_{3}+\mathrm{S}_{5}+\mathrm{S}_{7} \\
& \mathrm{DS}_{1}=\mathrm{xS}_{0} \\
& \mathrm{DS}_{2}=\mathrm{x}^{\prime} \mathrm{yS}_{0}+\mathrm{S}_{1} \\
& \mathrm{DS}_{3}=\mathrm{FS}_{2} \\
& \mathrm{DS}_{4}=\mathrm{F}^{\prime} \mathrm{S}_{2} \\
& \mathrm{DS}_{5}=\mathrm{E}^{\prime} \mathrm{S}_{5} \\
& \mathrm{DS}_{6}=\mathrm{E}^{\prime} \mathrm{S}_{4} \\
& \mathrm{DS}_{7}=\mathrm{S}_{6}
\end{aligned}
\]
(c)
\begin{tabular}{|c|c|c|c|}
\hline Output & Present state \(G_{1} G_{2} G_{3}\) & \[
\begin{aligned}
& \text { Inputs } \\
& x \text { y } E F
\end{aligned}
\] & \[
\begin{gathered}
\text { Next } \\
\text { state } \\
G_{1} G_{2} G_{3}
\end{gathered}
\] \\
\hline S0 & 000 & \(00 \times \mathrm{x}\) & 000 \\
\hline S0 & 000 & 1 xx x & 001 \\
\hline S0 & 000 & 01 xx & 010 \\
\hline S1 & 001 & x x x X & 010 \\
\hline S2 & 010 & \(\mathrm{x} \times 0 \mathrm{x}\) & 100 \\
\hline S2 & 010 & \(\mathrm{x} \times 1 \mathrm{x}\) & 011 \\
\hline S3 & 011 & x \(\mathrm{X} \times \mathrm{x}\) & 000 \\
\hline S4 & 100 & \(\mathrm{x} \times \mathrm{x} 0\) & 110 \\
\hline S4 & 100 & x \(\mathrm{x} \times 1\) & 101 \\
\hline S5 & 101 & x \(\mathrm{X} \times \mathrm{x}\) & 000 \\
\hline S6 & 110 & x x x x & 110 \\
\hline S7 & 111 & x x x X & 000 \\
\hline
\end{tabular}
(d)

\[
\begin{aligned}
& D G_{1}=F F^{\prime} S_{2}+S_{4}+S_{6} \\
& D G_{2}=x^{\prime} y S_{0}+S_{1}+F S_{2}+E^{\prime} S_{4}+S_{6} \\
& D G_{3}=x S_{0}+F S_{2}+E S_{4}+S_{6}
\end{aligned}
\]
(e)
\begin{tabular}{|c|c|c|c|c|c|}
\hline \[
\begin{aligned}
& \text { Present } \\
& \text { state } \\
& G_{1} G_{2} G_{3}
\end{aligned}
\] & \[
\begin{gathered}
\text { Next } \\
\text { state } \\
G_{1} G_{2} G_{3}
\end{gathered}
\] & Input conditions & Mux1 & Mux2 & Mux3 \\
\hline \(\begin{array}{llll}0 & 0 & 0 \\ 0 & 0 & 0 \\ 0 & 0 & 0\end{array}\) & \(\begin{array}{llll}0 & 0 & 0 \\ 0 & 0 & 1 \\ 0 & 1 & 0\end{array}\) & \[
\begin{aligned}
& x^{\prime} y^{\prime} \\
& x \\
& x^{\prime} y
\end{aligned}
\] & 0 & \(x^{\prime} y\) & \(x\) \\
\hline 001 & 010 & None & 0 & 1 & 0 \\
\hline \(\begin{array}{llll}0 & 1 & 0 \\ 0 & 1 & 0\end{array}\) & \(\begin{array}{llll}1 & 0 & 0 \\ 0 & 1 & 1\end{array}\) & \[
\begin{aligned}
& F^{\prime} \\
& F
\end{aligned}
\] & \(F^{\prime}\) & F & F \\
\hline 011 & 000 & None & 0 & 0 & 0 \\
\hline \(\begin{array}{lll}1 & 0 & 0 \\ 1 & 0 & 0\end{array}\) & \[
\begin{array}{lll}
1 & 1 & 0 \\
1 & 0 & 1
\end{array}
\] & \[
\begin{aligned}
& E^{\prime} \\
& E^{\prime}
\end{aligned}
\] & 1 & E' & E \\
\hline 101 & 000 & None & 0 & 0 & 0 \\
\hline 110 & 110 & None & 1 & 1 & 1 \\
\hline 111 & 000 & None & 0 & 0 & 0 \\
\hline
\end{tabular}
(f)

(g)
module Controller_8_29g (input x, y, E, F, clock, reset_b);
supply0 GND;
supply1 VCC;
mux_8x1 M3 (m3, GND, GND, F_bar, GND, VCC, GND, VCC, GND, G3, G2, G1);
mux_8x1 M2 (m2, w1, VCC, F, GND, E_bar, GND, VCC, GND, G3, G2, G1);
mux_8x1 M1 (m1, x, GND, F, GND, E, GND, VCC, GND, G3, G2, G1);
DFF_8_28g DM3 (G3, m3, clock, reset_b);
DFF_8_28g DM2 (G2, m2, clock, reset_b);
DFF_8_28g DM1 (G1, m1, clock, reset_b);
decoder_3x8 M0_D (y0, y1, y2, y3, y4, y5, y6, y7, G3, G2, G1);
```

and (w1, x_bar, y);
not (F_bar, F);
not (E_bar, E);
not (x_bar, x);
endmodule
// Test plan: Exercise all paths of the ASM chart
module t_Controller_8_29g ();
reg x, y, E, F, clock, reset_b;
Controller_8_29g M0 (x, y, E, F, clock, reset_b);
wire [2: 0] state = {M0.G3, M0.G2, M0.G1};
initial \#500 \$finish;
initial begin clock = 0; forever \#5 clock = ~clock; end
initial begin end
initial fork
reset_b = 0; \#2 reset_b = 1;
\#0 begin x = 1; y = 1; E = 1; F = 1; end // Path: S_0, S_1, S_2, S_34
\#80 reset_b = 0; \#92 reset_b = 1;
\#90 begin x = 1; y=1;E=1;F=0; end
\#150 reset_b = 0;
\#152 reset_b = 1;
\#150 begin x = 1; y = 1;E = 0; F = 0; end // Path: S_0, S_1, S_2, S_4, S_5
\#200 reset_b = 0;
\#202 reset_b = 1;
\#190 begin x = 1; y = 1; E = 0; F = 0; end // Path: S_0, S_1, S_2, S_4, S_6, S_7
\#250 reset_b = 0;
\#252 reset_b = 1;
\#240 begin}x=0;y=0;E=0;F=0; end // Path: S_0
\#290 reset_b = 0;
\#292 reset_b = 1;
\#280 begin x = 0; y = 1;E = 0;F = 0; end // Path: S_0, S_2, S_4, S_6, S_7
\#360 reset_b = 0;
\#362 reset_b = 1;
\#350 begin x = 0; y = 1; E = 1;F = 0; end // Path: S_0, S_2, S_4, S_5
\#420 reset_b = 0;
\#422 reset_b = 1;
\#410 begin x = 0; y = 1; E = 0; F = 1; end // Path: S_0, S_2, S_3
join
endmodule
module mux_ 8x1 (output reg y, input x0, x1, x2, x3, x4, x5, x6, x7, s2, s1, s0);
always @ (x0, x1, x2, x3, x4, x5, x6, x7, s0, s1, s2)
case ({s2, s1, s0})
3'b000: y = x0;
3'b001: y = x1;
3'b010: y = x2;
3'b011: y = x3;
3'b100: y = x4;
3'b101: y = x5;
3'b110: y = x6;
3'b111: y = x7;
endcase
endmodule
module DFF_8_28g (output reg q, input data, clock, reset_b);
always @ (posedge clock, negedge reset_b)
if (!reset_b) q <= 1'b0; else q <= data;
endmodule

```
```

module decoder_3x8 (output reg $y 0, y 1, y 2, y 3, y 4, y 5, y 6, y 7$, input $x 2, x 1, x 0$ );
always @ ( $\mathrm{x} 0, \mathrm{x} 1, \mathrm{x} 2$ ) begin
$\{y 7, y 6, y 5, y 4, y 3, y 2, y 1, y 0\}=8 ' b 0 ;$
case (\{x2, x1, x0\})
3'b000: y0= 1'b1;
3'b001: y1= 1'b1;
3'b010: y2= 1'b1;
3'b011: y3= 1'b1;
3'b100: y4= 1'b1;
3'b101: y5= 1'b1;
3'b110: y6= 1'b1;
3'b111: y7= 1'b1;
endcase
end
endmodule

```

Path: S_0, S_1, S_2, S_3 and Path: S_0, S_1, S_2, S_4, S_5


Path: S_0, S_1, S_2, S_4, S_6, S_7


Path: S_0 and Path , S_0, S_2, S_4, S_6, S_7


Path: S_0, S_2, S_4, S_5 and path S_0, S_2, S_3

(h)
module Controller_8_29h (input x, y, E, F, clock, reset_b);
parameter S_0 = 3'b000, S_1 = 3'b001, S_2 = 3'b010,
S_3 = 3'b011, S_4 = 3'b100, S_5 = 3'b101, S_6 = 3'b110, S_7 = 3'b111;
reg [2: 0 ] state, next_state;
always @ (posedge clock, negedge reset_b)
if (!reset_b) state <= S_0; else state <= next_state;
```

always @ (state, x, y, E, F) begin
case (state)
S_0: if (x) next_state = S_1;
else next_state = y ? S_2: S_0;
S_1: next_state = S_2;
S_2: if (F) next_state = S_3; else next_state = S_4;
S_3, S_5, S_7: next_state = S_0;
S_4: if (E) next_state = S_5; else next_state = S_6;
S_6:
default:
endcase
end
endmodule

```
// Test plan: Exercise all paths of the ASM chart
module t_Controller_8_29h ();
    reg \(\mathrm{x}, \mathrm{y}, \mathrm{E}, \mathrm{F}\), clock, \(\overline{\text { reset_b; }}\)
    Controller_8_29h M0 (x, y, E, F, clock, reset_b);
    initial \#500 \$finish;
    initial begin clock \(=0\); forever \(\# 5\) clock \(=\sim\) clock; end
    initial begin end
    initial fork
        reset_b = 0; \#2 reset_b = 1;
    \#20 begin \(x=1 ; y=1 ;\); \(=1 ; F=1\); end// Path: S_0, S_1, S_2, S_34
    \#80 reset_b \(=0\); \#92 reset_b \(=1\);
    \#90 begin \(x=1 ; y=1 ; E=1 ; F=0\); end
    \#150 reset_b = 0;
    \#152 reset_b = 1;
    \#150 begin \(x=1 ; y=1 ; E=0 ; F=0 ;\) end // Path: S_0, S_1, S_2, S_4, S_5
    \#200 reset_b = 0;
    \#202 reset_b = 1
    \#190 begin \(x=1 ; y=1 ; E=0 ; F=0 ;\) end \(/ /\) Path: S_0, S_1, S_2, S_4, S_6, S_7
    \#250 reset_b = 0;
    \#252 reset_b = 1;
    \#240 begin \(x=0 ; y=0 ; E=0 ; F=0 ;\) end // Path: S_0
    \#290 reset_b = 0;
    \#292 reset_b \(=1\);
    \#280 begin \(x=0 ; y=1 ; E=0 ; F=0 ;\) end // Path: S_0, S_2, S_4, S_6, S_7
    \#360 reset_b = 0;
    \#362 reset_b = 1;
    \#350 begin \(x=0 ; y=1 ; E=1 ; F=0 ;\) end // Path: S_0, S_2, S_4, S_5
    \#420 reset_b \(=0\);
    \#422 reset \({ }^{-}\)b \(=1\);
    \#410 begin \(x=0 ; y=1 ; E=0 ; F=1 ;\) end // Path: S_0, S_2, S_3
    join
endmodule

Note: Simulation results match those for 8.39 g .
(a) \(E=1\)
(b) \(E=0\)
8.31
\(\mathrm{A}=0110, \mathrm{~B}=0010, \mathrm{C}=0000\).
\begin{tabular}{ccr}
\(A * B=1100\) & \(A \mid B=0110\) & \(A \& \& C=0\) \\
\(A+B=1000\) & \(A \wedge B=0100\) & \(\mid A=1\) \\
\(A-B=0100\) & \(\& A=0\) & \(A<B=0\) \\
\(\sim C=1111\) & \(\sim \mid C=1\) & \(A>B=1\) \\
\(A \& B=0010\) & \(A \| B=1\) & \(A!B=1\)
\end{tabular}

Assume that the states are encoded one-hot as \(T_{0}, T_{1}, T_{2}\), \(T_{3}\). The select lines of the mux are generated as:
\(s_{1}=T_{2}+T_{3}\)
\(s_{0}=T_{1}+T_{3}\)
The signal to load \(R_{4}\) can be generated by the host processor or by:
\[
\text { load }=T_{0}+T_{1}+T_{2+} T_{3} .
\]

8.34 (a)
module Datapath_BEH
\#(parameter dp_width = 8, R2_width = 4)
(
output [R2_width -1: 0] count, output reg E, output Zero, input [dp_width -1: 0] data, input Load_regs, Shift_left, Incr_R2, clock, reset_b);
```

    reg [dp_width -1: 0] R1;
    reg [R2_width -1: 0] R2;
    assign count = R2;
    assign Zero = ~(| R1);
    always @ (posedge clock) begin
    E <= R1[dp_width -1] & Shift_left;
    if (Load_regs) begin R1 <= data; R2 <= {R2_width{1'b1}}; end
    if (Shift_left) {E, R1} <= {E, R1} << 1;
    if (Incr_R2) R2 <= R2 + 1;
    end
    endmodule
// Test Plan for Datapath Unit:
// Demonstrate action of Load_regs
// R1 gets data, R2 gets all ones
// Demonstrate action of Incr_R2
// Demonstrate action of Shift_left and detect E
// Test bench for datapath
module t_Datapath_Unit
\#(parameter dp_width = 8, R2_width = 4)
();
wire [R2_width -1: 0] count;
wire E, Zero;
reg [dp_width -1: 0] data;
reg Load_regs, Shift_left, Incr_R2, clock, reset_b;
Datapath_BEH M0 (count, E, Zero, data, Load_regs, Shift_left, Incr_R2, clock, reset_b);
initial \#250 \$finish;
initial begin clock = 0; forever \#5 clock = ~clock; end
initial begin reset_b = 0; \#2 reset_b = 1; end
initial fork
data = 8'haa;
Load_regs = 0;
Incr_R2 = 0;
Shift_left = 0;
\#10 Load_regs = 1;
\#20 Load_regs = 0;
\#50 Incr_R2 = 1;
\#120 Incr_R2 = 0;
\#90 Shift_left = 1;
\#200 Shift_left = 0;
join
endmodule

```

Note: The simulation results show tests of the operations of the datapath independent of the control unit, so count does not represent the number of ones in the data.

(b) // Control Unit
module Controller_BEH (
output Ready,
output reg Load_regs,
output Incr_R2, Shift_left,
input Start, Zero, E, clock, reset_b
);
parameter S_idle \(=0, \mathrm{~S} \_1=1, \mathrm{~S} \_2=2, \mathrm{~S} \_3=3\);
reg [1:0] state, next_state;
```

assign Ready = (state == S_idle);
assign Incr_R2 = (state == S_1);
assign Shift_left = (state == S_2);
always @ (posedge clock, negedge reset_b)
if (reset_b == 0) state <= S_idle;
else state <= next_state;
always @ (state, Start, Zero, E) begin
Load_regs = 0;
case (state)
S_idle: if (Start) begin Load_regs = 1; next_state = S_1; end
else next_state = S_idle;
S_1: if (Zero) next_state = S_idle; else next_state = S_2;
S_2: next_state = S_3;
S_3: if (E) next_state = S_1; else next_state = S_2;
endcase
end

```

\section*{endmodule}
// Test plan for Control Unit
// Verify that state enters S_idle with reset_b asserted.
// With reset_b de-asserted, verify that state enters S_1 and asserts Load_Regs when
// Start is asserted.
// Verify that Incr_R2 is asserted in S_1.
// Verify that state returns to S_idle from S_1 if Zero is asserted.
// Verify that state goes to S_2 if Zero is not asserted.
// Verify that Shift_left is asserted in S_2.
// Verify that state goes to S_3 from S_2 unconditionally.
// Verify that state returns to S_2 from S_3 id E is not asserted.
// Verify that state goes to S_1 from S_3 if E is asserted.
// Test bench for Control Unit
module t_Control_Unit ();
wire Ready, Load_regs, Incr_R2, Shift_left;
reg Start, Zero, E, clock, reset_b;
Controller_BEH M0 (Ready, Load_regs, Incr_R2, Shift_left, Start, Zero, E, clock, reset_b);
initial \#250 \$finish;
initial begin clock \(=0\); forever \#5 clock = ~clock; end
initial begin reset_b \(=0 ;\) \#2 reset_b \(=1\); end
initial fork
Zero = 1;
E = 0;
Start = 0;
\#20 Start = 1; // Cycle from S_idle to S_1
\#80 Start = 0;
\#70 Zero = 0; // S_idle to S_1 to S_2 to S_3 and cycle to S_2.
\#130 E = 1; // Cycle to S_3 to S_1 to S_2 to S_3
\#150 Zero = 1; // Return to S_idle
join
endmodule

(c)
// Integrated system
module Count_Ones_BEH_BEH
\# (parameter dp_width \(=8\), R2_width \(=4\) )
(
output [R2_width -1: 0] count,
input [dp_width -1: 0] data,
input Start, clock, reset_b
);
wire Load_regs, Incr_R2, Shift_left, Zero, E;
Controller_BEH M0 (Ready, Load_regs, Incr_R2, Shift_left, Start, Zero, E, clock, reset_b);
Datapath_BEH M1 (count, E, Zero, data, Load_regs, Shift_left, Incr_R2, clock, reset_b);
endmodule
// Test plan for integrated system
// Test for data values of 8'haa, 8'h00, 8'hff.
// Test bench for integrated system
module t_count_Ones_BEH_BEH ();
parameter dp_width \(=8\), R2_width \(=4\);
wire [R2_width -1: 0] count;
reg [dp_width -1: 0] data;
reg Start, clock, reset_b;
Count_Ones_BEH_BEH MO (count, data, Start, clock, reset_b);
initial \#700 \$finish;
initial begin clock \(=0\); forever \#5 clock \(=\sim\) clock; end
initial begin reset_b \(=0 ; \# 2\) reset_b \(=1\); end
initial fork
data \(=8\) 'haa; \(\quad / /\) Expect count \(=4\)
Start = 0;
\#20 Start = 1;
\#30 Start \(=0\);
\#40 data = 8'b00; // Expect count \(=0\)
\#250 Start = 1;
\#260 Start = 0;
\#280 data = 8'hff;
\#280 Start = 1;
\#290 Start = 0;
join
endmodule


(d)
// One-Hot Control unit
module Controller_BEH_1Hot
(
output Ready,
output reg Load_regs,
output Incr_R2, Shift_left,
input Start, Zero, E, clock, reset_b
);
parameter S_idle \(=4\) 'b001, S_1 \(=4 ' b 0010\), S_2 \(=4 ' b 0100\), S_3 \(=4\) 'b1000;
reg [3:0] state, next_state;
assign Ready \(=\left(\right.\) state \(==S_{S}\) idle);
assign Incr_R2 = (state == S_1);
assign Shift_left = (state == S_2);
always @ (posedge clock, negedge reset_b)
if (reset_b == 0) state <= S_idle;
else state <= next_state;
always @ (state, Start, Zero, E) begin
Load_regs = 0;
case (state)
S_idle: if (Start) begin Load_regs = 1; next_state = S_1; end
else next_state = S_idle;
S_1: if (Zero) next_state = S_idle; else next_state = S_2;
S_2: next_state = S_3;
S_3: if (E) next_state = S_1; else next_state = S_2;
endcase
end
endmodule
Note: Test plan, test bench and simulation results are same as (b), but with states numbered with one-hot codes.
(e)
// Integrated system with one-hot controller
```

module Count_Ones_BEH_1Hot

# (parameter dp_width = 8, R2_width = 4)

(
output [R2_width -1: 0] count,
input [dp_width -1: 0] data,
input Start, clock, reset_b
);
wire Load_regs, Incr_R2, Shift_left, Zero, E;
Controller_BEH_1Hot M0 (Ready, Load_regs, Incr_R2, Shift_left, Start, Zero, E, clock, reset_b);
Datapath_BEH M1 (count, E, Zero, data, Load_regs, Shift_left, Incr_R2, clock, reset_b);
endmodule

```

Note: Test plan, test bench and simulation results are same as (c), but with states numbered with one-hot codes.
8.35 Note: Signal Start is initialized to 0 when the simulation begins. Otherwise, the state of the structural model will become X at the first clock after the reset condition is deasserted, with Start and Load_Regs having unknown values. In this condition the structural model cannot operate correctly.

module Count_Ones_STR_STR (count, Ready, data, Start, clock, reset_b);
// Mux - decoder implementation of control logic
// controller is structural
// datapath is structural
\begin{tabular}{|c|c|c|}
\hline parameter & \multicolumn{2}{|l|}{R1_size \(=8, \mathrm{R} 2\) _size \(=4\);} \\
\hline output & [R2_size -1: 0] & count; \\
\hline output & & Ready; \\
\hline input & [R1_size -1: 0] & data; \\
\hline input & & Start, clock, reset_b; \\
\hline wire & & Load_regs, Shift_left, Incr_R2, Zero, E; \\
\hline
\end{tabular}

Controller_STR M0 (Ready, Load_regs, Shift_left, Incr_R2, Start, E, Zero, clock, reset_b); Datapath_STR M1 (count, E, Zerō, data, Load_regs, Shift_left, Incr_R2, clock);
endmodule

```

module Counter (R2, Load_regs, Incr_R2, clock, reset_b);
parameter R2_size = 4;
output [R2_size -1: 0] R2;
input Load_regs, Incr_R2;
input clock, reset_b;
reg [R2_size -1: 0] R2;
always @ (posedge clock, negedge reset_b)
if (reset_b == 0) R2 <= 0;
else if (Load_regs) R2 <= {R2_size {1'b1}}; // Fill with 1
else if (Incr_R2 == 1) R2 <= R2 + 1;
endmodule
module D_flip_flop_AR (Q, D, CLK, RST);
output Q;
input D, CLK, RST;
reg Q;
always @ (posedge CLK, negedge RST)
if (RST == 0) Q <= 1'b0;
else Q <= D;
endmodule
module D_flip_flop_AR_b (Q, Q_b, D, CLK, RST);
output Q, Q_b;
input D, CLK, RST;
reg Q;
assign Q_b = ~Q;
always @ (posedge CLK, negedge RST)
if (RST == 0) Q <= 1'b0;
else Q <= D;
endmodule
// Behavioral description of 4-to-1 line multiplexer
// Verilog 2005 port syntax
module mux_4x1_beh
(output reg m_out,
input in_0, in_1, in_2, in_3,
input [1: 0] select
);
always @ (in_0, in_1, in_2, in_3, select) // Verilog 2005 syntax
case (select)
2'b00:m_out = in_0;
2'b01:m_out = in_1;
2'b10:m_out = in_2;
2'b11:m_out = in_3;
endcase
endmodule
// Dataflow description of 2-to-4-line decoder
// See Fig. 4.19. Note: The figure uses symbol E, but the
// Verilog model uses enable to clearly indicate functionality.
module decoder_2x4_df (D, A, B, enable);
output [0:3] D;
input A, B;
input enable;

```
```

assign $D[0]=\sim(\sim A \& \sim B \& \sim e n a b l e)$,
$D[1]=\sim(\sim A \& B \& \sim$ enable $)$,
$D[2]=\sim(A \& \sim B \& \sim$ enable $)$,
$\mathrm{D}[3]=\sim(\mathrm{A} \& \mathrm{~B} \& \sim$ enable $)$;
endmodule
module t_Count_Ones;
parameter R1_size $=8$, R2_size $=4$;
wire [R2_size -1: 0] R2;
wire [R2_size -1: 0] count;
wire Ready;
reg [R1_size -1: 0] data;
reg Start, clock, reset b;
wire [1: 0] state; // Use only for debug
assign state $=\{$ M0.M0.G1, M0.M0.G0\};
Count_Ones_STR_STR M0 (count, Ready, data, Start, clock, reset_b);
initial \#4000 \$finish;
initial begin clock $=0$; \#5 forever \#5 clock $=\sim$ clock; end
initial fork
Start = 0;
\#1 reset_b = 1;
\#3 reset_b = 0;
\#4 reset_b = 1;
data $=8$ 'Hff;
\# 25 Start = 1;
\# 35 Start = 0;
\#310 data = 8'hOf;
\#310 Start = 1
\#320 Start = 0;
\#610 data = 8'hf0;
\#610 Start = 1;
\#620 Start = 0;
\#910 data = 8'h00;
\#910 Start = 1;
\#920 Start $=0$
\#1210 data = 8'haa;
\#1210 Start = 1 ;
\#1220 Start $=0$;
\#1510 data = 8'h0a;
\#1510 Start = 1 ;
\#1520 Start = 0;
\#1810 data = 8'ha0;
\#1810 Start = 1;
\#1820 Start = 0;
\#2110 data = 8'h55;
\#2110 Start = 1 ;
\#2120 Start = 0;
\#2410 data = 8'h05;
\#2410 Start = 1;
\#2420 Start = 0;
\#2710 data = 8'h50;
\#2710 Start = 1;
\#2720 Start = 0;
\#3010 data = 8'ha5;
\#3010 Start = 1;
\#3020 Start = 0;
\#3310 data = 8'h5a;
\#3310 Start = 1;

```
```

    #3320 Start = 0;
    join
    endmodule

```

8.36 Note: See Prob. 8.35 for a behavioral model of the datapath unit, Prob. 8.36 d for a one-hot control unit.
(a) \(T_{0}, T_{1}, T_{2}, T_{3}\) be asserted when the state is in \(S \_i d l e, S_{-} 1, S_{-} 2\), and \(S \_3\), respectively. Let \(D 0, D 1, D 2\), and \(D 3\) denote the inputs to the one-hot flip-flops.
\[
\begin{aligned}
& D_{0}=T_{0} \text { Start' }^{\prime}+T_{1} \text { Zero } \\
& D_{1}=T_{0} \text { Start }+T_{3} E \\
& D_{2}=T_{1} \text { Zero' }^{\prime}+T_{3} E^{\prime} \\
& D_{3}=T_{2}
\end{aligned}
\]
(b) Gate-level one-hot controller
```

module Controller_Gates_1Hot
(
output Ready,
output Load_regs, Incr_R2, Shift_left,
input Start, Zero, E, clock, reset_b
);
wire w1, w2, w3, w4, w5, w6;
wire T0, T1, T2, T3;
wire set;
assign Ready = T0;
assign Incr_R2 = T1;
assign Shift_left = T2;
and (Load_regs, T0, Start);
not (set, reset_b);
DFF_S M0 (TOT, D0, clock, set); // Note: reset action must initialize S_idle = 4'b0001
DFF M1 (T1, D1, clock, reset_b);
DFF M2 (T2, D2, clock, reset_b);
DFF M3 (T3, D3, clock, reset_b);
not (Start_b, Start);
and (w1, TO, Start_b);
and (w2, T1, Zero);
or (D0, w1, w2);

```
```

and (w3, T0, Start);
and (w4, T3, E);
or (D1, w3, w4);
not (Zero_b, Zero);
not (E_b, E);
and (w5, T1, Zero_b);
and (w6, T3, E_b);
or (D2, w5, w6);
buf (D3, T2);
endmodule
module DFF (output reg Q, input D, clock, reset_b);
always @ (posedge clock, negedge reset_b)
if (reset_b == 0) Q <= 0;
else Q <= D;
endmodule
module DFF_S (output reg Q, input D, clock, set);
always @ (posedge clock, posedge set)
if (set == 1) Q <= 1;
else Q <= D;
endmodule

```
(c)
// Test plan for Control Unit
// Verify that state enters S_idle with reset_b asserted.
// With reset_b de-asserted, verify that state enters S_1 and asserts Load_Regs when
// Start is asserted.
// Verify that Incr_R2 is asserted in S_1.
// Verify that state returns to S_idle from S_1 if Zero is asserted.
// Verify that state goes to S_2 if Zero is not asserted.
// Verify that Shift_left is asserted in S_2.
// Verify that state goes to S_3 from S_2 unconditionally.
// Verify that state returns to S_2 from S_3 id E is not asserted.
// Verify that state goes to S_1 from S_3 if \(E\) is asserted.
// Test bench for One-Hot Control Unit
module t_Control_Unit ();
    wire Ready, Load_regs, Incr_R2, Shift_left;
    reg Start, Zero, E, clock, resēt_b;
    wire [3: 0] state \(=\{\) M0.T3, M0.T2, M0.T1, M0.T0\}; \(\quad / /\) Observe one-hot state bits
    Controller_Gates_1Hot M0 (Ready, Load_regs, Incr_R2, Shift_left, Start, Zero, E, clock, reset_b);
    initial \#250 \$finish;
    initial begin clock \(=0\); forever \#5 clock \(=\sim\) clock; end
    initial begin reset_b \(=0\); \(\# 2\) reset_b \(=1\); end
    initial fork
        Zero = 1;
        E = 0;
        Start \(=0\);
        \#20 Start = 1;// Cycle from S_idle to S_1
        \#80 Start \(=0\);
        \#70 Zero \(=0 ; \quad / /\) S_idle to S_1 to S_2 to S_3 and cycle to S_2.
        \#130 E = 1; // Cycle to S_3 to S_1 to S_2 to S_3
        \#150 Zero = 1; // Return to S_idle
    join
endmodule

Note: simulation results match those for Prob. 8.34(d). See Prob. 8.34(c) for annotations.
Default
clock
reset_b
Start
Zero
E
state[3:0]
(d) Datapath unit detail:

```

// Datapath unit - structural model
module Datapath_STR
\#(parameter dp_width = 8, R2_width = 4)
(
output [R2_width -1: 0] count, output E, output Zero, input [dp_width -1: 0] data,
input Load_regs, Shift_left, Incr_R2, clock, reset_b);
supply1 pwr;
supply0 gnd;
wire [dp_width -1: 0] R1_Dbus, R1;
wire [R2_width -1: 0] R2_Dbus;
wire DR1_0, DR1_1, DR1_2, DR1_3, DR1_4, DR1_5, DR1_6, DR1_7;
wire R1_0, R1_1, R1_2, R1_3, R1_4, R1_5, R1_6, R1_7;
wire R2_0, R2_1, R2_2, R2_3;
wire [R2_width -1: 0] R2 = {R2_3, R2_2, R2_1, R2_0};
assign count = {R2_3, R2_2, R2_1, R2_0};
assign R1 = { R1_7, R1_6, R1_5, R1_4, R1_3, R1_2, R1_1, R1_0};
assign DR1_0 = R1_Dbus[0];
assign DR1_1 = R1_Dbus[1];
assign DR1_2 = R1_Dbus[2];
assign DR1_3 = R1_Dbus[3];
assign DR1_4 = R1_Dbus[4];
assign DR1_5 = R1_Dbus[5];
assign DR1_6 = R1_Dbus[6];
assign DR1_7 = R1_Dbus[7];
nor (Zero, R1_0, R1_1, R1_2, R1_3, R1_4, R1_5, R1_6, R1_7);
DFF D_E (E, R1_7, clock, pwr);
DFF DF_0 (R1_0, DR1_0, clock, pwr); // Disable reset
DFF DF_1 (R1_1, DR1_1, clock, pwr);
DFF DF_2 (R1_2, DR1_2, clock, pwr);
DFF DF_3 (R1_3, DR1_3, clock, pwr);
DFF DF_4 (R1_4, DR1_4, clock, pwr);
DFF DF_5 (R1_5, DR1_5, clock, pwr);
DFF DF_6 (R1_6, DR1_6, clock, pwr);
DFF DF_7 (R1_7, DR1_7, clock, pwr);
DFF_S DR_0 (R2_0, DR2_0, clock, Load_regs); // Load_regs (set) drives R2 to all ones
DFF_S DR_1 (R2_1, DR2_1, clock, Load_regs);
DFF_S DR_2 (R2_2, DR2_2, clock, Load_regs);
DFF_S DR_3 (R2_3, DR2_3, clock, Load_regs);
assign DR2_0 = R2_Dbus[0];
assign DR2_1 = R2_Dbus[1];
assign DR2_2 = R2_Dbus[2];
assign DR2_3 = R2_Dbus[3];
wire [1: 0] sel = {Shift_left, Load_regs};
wire [dp_width -1: 0] R1_shifted = {R1_6, R1_5, R1_4, R1_3, R1_2, R1_1, R1_0, 1'b0};
wire [R2_width -1: 0] sum = R2 + 4'b0001;
Mux8_4_x_1 M0 (R1_Dbus, R1, data, R1_shifted, R1, sel);
Mux4_2_x_1 M1 (R2_Dbus, R2, sum, Incr_R2);
endmodule

```
```

    module Mux8_4_x_1 \#(parameter dp_width = 8) (output reg [dp_width -1: 0] mux_out,
        input [dp_width -1: 0] in0, in1, in2, in3, input [1: 0] sel);
        always @ (in0, in1, in2, in3, sel)
        case (sel)
        2'b00: mux out = in0;
        2'b01: mux_out = in1;
        2'b10: mux_out = in2;
        2'b11: mux_out = in3;
    endcase
    endmodule
module Mux4_2_x_1 \#(parameter dp_width = 4) (output [dp_width -1: 0] mux_out,
input [dp_width -1: 0] in0, in1, input sel);
assign mux out = sel ? in1: in0;
endmodule
// Test Plan for Datapath Unit:
// Demonstrate action of Load_regs
// R1 gets data, R2 gets all ones
// Demonstrate action of Incr R2
// Demonstrate action of Shift_left and detect E
// Test bench for datapath
module t_Datapath_Unit
\#(parameter dp_width = 8, R2_width = 4)
();
wire [R2 width -1: 0] count;
wire E, Zero;
reg [dp_width -1: 0] data;
reg Load_regs, Shift_left, Incr_R2, clock, reset_b;
Datapath_STR M0 (count, E, Zero, data, Load_regs, Shift_left, Incr_R2, clock, reset_b);
initial \#250 \$finish;
initial begin clock $=0$; forever $\# 5$ clock $=\sim$ clock; end
initial begin reset_b = 0; \#2 reset_b = 1; end
initial fork
data $=8$ 'haa;
Load_regs $=0$;
Incr_R2 = 0;
Shift left = 0;
\#10 Load_regs = 1;
\#20 Load_regs = 0;
\#50 Incr $\overline{\mathrm{R}} 2=1$;
\#120 Incr_R2 = 0;
\#90 Shift left = 1;
\#200 Shift left = 0
join
endmodule
// Integrated system
module Count_Ones_Gates_1_Hot_STR
\# (parameter dp_width $=8$, R2_width $=4$ )
(
output [R2_width -1: 0] count,
input [dp_width -1: 0] data,
input Start, clock, reset_b
);
wire Load_regs, Incr_R2, Shift_left, Zero, E;
Controller_Gātes_1Hot M0 (Ready, Load_regs, Incr_R2, Shift_left, Start, Zero, E, clock, reset_b);
Datapath_STR M1 (count, E, Zero, data, Load_regs, Shift_left, Incr_R2, clock, reset_b);
endmodule

```
```

// Test plan for integrated system
// Test for data values of 8'haa, 8'h00, 8'hff.
// Test bench for integrated system
module t_count_Ones_Gates_1_Hot_STR ();
parameter dp_width = 8, R2_width = 4;
wire [R2_width -1: 0] count;
reg [dp_width -1: 0] data;
reg Start, clock, reset_b;
wire [3: 0] state = {M0.M0.T3, M0.M0.T2, M0.M0.T1, M0.M0.T0};
Count_Ones_Gates_1_Hot_STR M0 (count, data, Start, clock, reset_b);
initial \#700 \$finish;
initial begin clock = 0; forever \#5 clock = ~clock; end
initial begin reset_b = 0; \#2 reset_b = 1; end
initial fork
data = 8'haa; }\quad//\mathrm{ Expect count = 4
Start = 0;
\#20 Start = 1;
\#30 Start = 0;
\#40 data = 8'b00; // Expect count = 0
\#250 Start = 1;
\#260 Start = 0;
\#280 data = 8'hff;
\#280 Start = 1;
\#290 Start = 0;
join
endmodule

```

Note: The simulation results show tests of the operations of the datapath independent of the control unit, so count does not represent the number of ones in the data.


Simulations results for the integrated system match those shown in Prob. 8.34(e). See those results for additional annotation.

8.37 (a) ASMD chart:

(b) RTL model:
```

module Datapath_Unit_2_Beh \#(parameter dp_width = 8, R2_width = 4)
(
output [R2_width -1: 0] count,
output Zero,
input [dp_width -1: 0] data,
input Load_regs, Add_shift, clock, reset_b
);
reg [dp_width -1: 0] R1;
reg [R2_width -1: 0] R2;
assign count = R2;

```
```

assign Zero = ~|R1;
always @ (posedge clock, negedge reset_b)
begin
if (reset_b == 0) begin R1 <= 0; R2 <= 0; end else begin
if (Load_regs) begin R1 <= data; R2 <= 0; end
if (Add_shift) begin R1 <= R1 >> 1; R2 <= R2 + R1[0]; end // concurrent operations
end
end
endmodule
// Test plan for datapath unit
// Verify active-low reset action
// Test for action of Add_shift
// Test for action of Load_regs
module t_Datapath_Unit_2_Beh();
parameter R1_size = 8, R2_size = 4;
wire [R2_size -1: 0] count;
wire Zero;
reg [R1_size -1: 0] data;
reg Load_regs, Add_shift, clock, reset_b;
Datapath_Unit_2_Beh M0 (count, Zero, data, Load_regs, Add_shift, clock, reset_b);
initial \#1000 \$finish;
initial begin clock = 0; forever \#5 clock = ~clock; end
initial fork
\#1 reset_b = 1;
\#3 reset_b = 0;
\#4 reset_b = 1;
join
initial fork
data = 8'haa;
Load_regs = 0;
Add_shift = 0;
\#10 Load_regs = 1;
\#20 Load_regs = 0;
\#50 Add_shift = 1;
\#150 Add_shift = 0;
join
endmodule

```

Note that the operations of the datapath unit are tested independent of the controller, so the actions of Load_regs and add_shift and the value of count do not correspond to data.
\begin{tabular}{l} 
Name \begin{tabular}{l} 
lock \\
reset_b \\
Load_regs \\
Add_shift \\
Zero
\end{tabular} \\
\begin{tabular}{l} 
data[7:0] \\
R1[7:0] \\
R2[3:0] \\
count[7:0]
\end{tabular} \\
\hline
\end{tabular}
```

module Controller_2_Beh (
output Ready,
output reg Load_regs,
Add_shift,
input Start, Zero, clock, reset_b
);
parameter S_idle = 0, S_running = 1;
reg state, next_state;
assign Ready = (state == S_idle);
always @ (posedge clock, negedge reset_b)
if (reset_b == 0) state <= S_idle;
else state <= next_state;
always @ (state, Start, Zero) begin
next_state = S_idle;
Load_regs = 0;
Add_shift = 0;
case (state)
S_idle: if (Start) begin Load_regs = 1; next_state = S_running; end
S_running: if (Zero) next_state =-S_idle;
else begin Add_shift = 1; next_state = S_running; end
endcase
end
endmodule
module t_Controller_2_Beh ();
wire Rea
reg Start, Zero, clock, reset_b;
Controller_2_Beh M0 (Ready, Load_regs, Add_shift, Start, Zero, clock, reset_b);
initial \#250 \$finish;
initial begin clock = 0; forever \#5 clock = ~clock; end
initial begin reset_b = 0; \#2 reset_b = 1; end
initial fork
Zero = 1;
Start = 0;
\#20 Start = 1; // Cycle from S_idle to S_1
\#80 Start = 0;
\#70 Zero = 0; // S_idle to S_1 to S_idle

```
\#90 Zero = 1; // Return to S_idle
join

\section*{endmodule}

Note: The state transitions and outputs of the controller match the ASMD chart.
Name
clock
reset_b
Ready
Start
Load_regs
Add_shift
Zero \(|\)
```

module Count_of_Ones_2_Beh \#(parameter dp_width = 8, R2_width = 4)
(
output [R2_width -1: 0] count,
output Ready,
input [dp_width -1: 0] data,
input Start, clock, reset_b
);
wire Load_regs, Add_shift, Zero;
Controller_2_Beh M0 (Ready, Load_regs, Add_shift, Start, Zero, clock, reset_b);
Datapath_Unit_2_Beh M1 (count, Zero, data, Load_regs, Add_shift, clock, reset_b);
endmodule
// Test plan for integrated system
// Test for data values of 8'haa, 8'h00, 8'hff.
// Test bench for integrated system
module t_Count_Ones_2_Beh ();
parameter dp_width = 8, R2_width = 4;
wire [R2_width -1: 0] count;
reg [dp_width -1: 0] data;
reg Start, clock, reset_b;
Count_of_Ones_2_Beh M0 (count, Ready, data, Start, clock, reset_b);
initial \#700 \$finish;
initial begin clock = 0; forever \#5 clock = ~clock; end
initial begin reset_b = 0; \#2 reset_b = 1; end
initial fork
data = 8'haa; // Expect count = 4
Start = 0;
\#20 Start = 1;
\#30 Start = 0;
\#40 data = 8'b00; // Expect count = 0
\#120 Start = 1;
\#130 Start = 0;

```
```

    #140 data = 8'hff;
    #160 Start = 1;
    #170 Start = 0;
    join
endmodule

```

(c) \(T_{0}, T_{1}\) are to be asserted when the state is in \(S_{-}\)idle, \(S_{-}\)running, respectively. Let \(D 0, D 1\) denote the inputs to the one-hot flip-flops.
\(D_{0}=T_{0}\) Start \(^{\prime}+T_{1}\) Zero
\(D_{1}=T_{0}\) Start \(+T_{1} E^{\prime}\)
(d) Gate-level one-hot controller
```

module Controller_2_Gates_1Hot
(
output Ready, Load_regs, Add_shift,
input Start, Zero, clock, reset_b
);
wire w1, w2, w3, w4;
wire T0, T1;
wire set;
assign Ready = T0;
assign Add_shift = T1;
and (Load_regs, T0, Start);
not (set, reset_b);
DFF_S M0 (TO, D0, clock, set); // Note: reset action must initialize S_idle = 2'b01
DFF-M1 (T1, D1, clock, reset_b);
not (Start_b, Start);
not (Zero_b, Zero);
and (w1, T0, Start_b);
and (w2, T1, Zero);
or (D0, w1, w2);
and (w3, T0, Start);
and (w4, T1, Zero_b);
or (D1, w3, w4);
endmodule

```
```

module DFF (output reg Q, input D, clock, reset_b);
always @ (posedge clock, negedge reset_b)
if (reset_b == 0) Q <= 0;
else Q <= D ;
endmodule
module DFF_S (output reg Q, input D, clock, set);
always @ (posedge clock, posedge set)
if (set $==1$ ) $\mathrm{Q}<=1$;
else Q <= D ;
endmodule
// Test plan for Control Unit
// Verify that state enters S_idle with reset_b asserted.
// With reset b de-asserted, verify that state enters S running and asserts Load Regs when
// Start is asserted.
// Verify that state returns to S_idle from S_running if Zero is asserted.
// Verify that state goes to S_running if Zero is not asserted.
// Test bench for One-Hot Control Unit
module t_Control_Unit ();
wire Ready, Load_regs, Add_shift;
reg Start, Zero, clock, reset_b;
wire [3: 0] state $=\{$ M0.T1, M0.T0 $\} ; \quad / /$ Observe one-hot state bits
Controller_2_Gates_1Hot M0 (Ready, Load_regs, Add_shift, Start, Zero, clock, reset_b);
initial \#250 \$finish;
initial begin clock $=0$; forever \#5 clock $=\sim$ clock; end
initial begin reset $b=0 ; \# 2$ reset $b=1$; end
initial fork
Zero = 1;
Start = 0;
\#20 Start = 1; // Cycle from S_idle to S_1
\#80 Start $=0$;
\#70 Zero = 0; // S_idle to S_1 to S_idle
\#90 Zero = 1; // Return to S_idle
join
endmodule

```

Simulation results show that the controller matches the ASMD chart.

```

// Datapath unit - structural model
module Datapath_2_STR
\#(parameter dp_width = 8, R2_width = 4)
(
output [R2_width -1: 0] count,
output Zero,
input [dp_width -1: 0] data,
input Load_regs, Add_shift, clock, reset_b);
supply1 pwr;
supply0 gnd;
wire [dp_width -1: 0] R1_Dbus, R1;
wire [R2_width -1: 0] R2_Dbus;
wire DR1_0, DR1_1, DR1_2, DR1_3, DR1_4, DR1_5, DR1_6, DR1_7;
wire R1_0, R1_1, R1_2, R1_3, R1_4, R1_5, R1_6, R1_7;
wire R2_0, R2_1, R2_2, R2_3;
wire [R2_width -1: 0] R2 = {R2_3, R2_2, R2_1, R2_0};
assign count = {R2_3, R2_2, R2_1, R2_0};
assign R1 = { R1_7, R1_6, R1_5, R1_4, R1_3, R1_2, R1_1, R1_0};
assign DR1_0 = \overline{R}1_Dbus[0];
assign DR1_1 = R1_Dbus[1];
assign DR1_2 = R1_Dbus[2];
assign DR1_3 = R1_Dbus[3];
assign DR1_4 = R1_Dbus[4];
assign DR1_5 = R1_Dbus[5];
assign DR1_6 = R1_Dbus[6];
assign DR1_7 = R1_Dbus[7];
nor (Zero, R1_0, R1_1, R1_2, R1_3, R1_4, R1_5, R1_6, R1_7);
not (Load_regs_b, Load_regs);
DFF DF_0 (R1_0, DR1_0, clock, pwr); // Disable reset
DFF DF_1 (R1_1, DR1_1, clock, pwr);
DFF DF_2 (R1_2, DR1_2, clock, pwr);
DFF DF_3 (R1_3, DR1_3, clock, pwr);
DFF DF_4 (R1_4, DR1_4, clock, pwr);
DFF DF_5 (R1_5, DR1_5, clock, pwr);
DFF DF_6 (R1_6, DR1_6, clock, pwr);
DFF DF_7 (R1_7, DR1_7, clock, pwr);

```

DFF DR_0 (R2_0, DR2_0, clock, Load_regs_b); // Load_regs (set) drives R2 to all ones
DFF DR_1 (R2_1, DR2_1, clock, Load_regs_b);
DFF DR_2 (R2_2, DR2_2, clock, Load_regs_b);
DFF DR_3 (R2_3, DR2_3, clock, Load_regs_b);
assign DR2_0 = R2_Dbus[0];
assign DR2_1 = R2_Dbus[1];
assign DR2_2 = R2_Dbus[2];
assign DR2_3 = R2_Dbus[3];
wire [1: 0] sel = \{Add_shift, Load_regs\};
wire [dp_width -1: 0] R1_shifted = \{1'b0, R1_7, R1_6, R1_5, R1_4, R1_3, R1_2, R1_1\};
wire [R2_width -1: 0] sum \(=\) R2 + \{3'b000, R1[0]\};
Mux8_4_x_1 M0 (R1_Dbus, R1, data, R1_shifted, R1, sel);
Mux4_2_x_1 M1 (R2_Dbus, R2, sum, Add_shift);
endmodule
module Mux8_4_x_1 \#(parameter \(\mathrm{dp}_{1}\) width = 8) (output reg [dp_width -1: 0] mux_out, input [dp_width -1: 0] in0, in1, in2, in3, input [1: 0] sel);
always @ (in0, in1, in2, in3, sel) case (sel) 2'b00: mux_out = in0; 2'b01: mux_out = in1; 2'b10: mux_out = in2; 2'b11: mux_out = in3; endcase
endmodule
module Mux4_2_x_1 \#(parameter dp_width = 4) (output [dp_width -1: 0] mux_out, input [dp_width -1: 0] in0, in1, input sel);
assign mux_out = sel ? in1: in0;
endmodule
// Test Plan for Datapath Unit:
// Demonstrate action of Load_regs
// R1 gets data, R2 gets all ones
// Demonstrate action of Incr_R2
// Demonstrate action of Add_shift and detect Zero
// Test bench for datapath
module t_Datapath_Unit
\#(parameter dp_width = 8, R2_width = 4)
();
wire [R2_width -1: 0] count;
wire Zero;
reg [dp_width -1: 0] data;
reg Load_regs, Add_shift, clock, reset_b;
Datapath_2_STR M0 (count, Zero, data, Load_regs, Add_shift, clock, reset_b);
initial \#250 \$finish;
initial begin clock \(=0\); forever \#5 clock \(=\sim\) clock; end
initial begin reset_b \(=0\); \(\# 2\) reset_b \(=1\); end
initial fork
data \(=8\) 'haa;
Load_regs = 0;
Add_shift = 0;
\#10 Load_regs = 1;
\#20 Load_regs = 0;
\#50 Add_shift = 1;
\#140 Add_shift = 0;
join
endmodule

// Integrated system
```

module Count_Ones_2_Gates_1Hot_STR

# (parameter dp_width = 8, R2_width = 4)

(
output [R2_width -1: 0] count,
input [dp_width -1: 0] data,
input Start, clock, reset_b
);
wire Load_regs, Add_shift, Zero;
Controller_2_Gates_1Hot M0 (Ready, Load_regs, Add_shift, Start, Zero, clock, reset_b);
Datapath_2_STR M1 (count, Zero, data, Load_regs, Add_shift, clock, reset_b);
endmodule

```
// Test plan for integrated system
// Test for data values of 8'haa, 8'h00, 8'hff.
// Test bench for integrated system
module t_Count_Ones_2_Gates_1Hot_STR ();
    parameter \(\quad d p \_\)width \(=8\), R2_width \(=4\);
    wire [R2_width -1: 0] count;
    reg [dp_width -1: 0] data;
    reg Start, clock, reset_b;
    wire [1: 0] state \(=\{\) M0.M0.T1, M0.M0.T0 \(\} ;\)
    Count_Ones_2_Gates_1Hot_STR M0 (count, data, Start, clock, reset_b);
    initial \#700 \$finish;
    initial begin clock \(=0\); forever \#5 clock \(=\sim\) clock; end
    initial begin reset_b \(=0 ; \# 2\) reset_b \(=1\); end
    initial fork
        data \(=8\) 'haa; \(\quad / /\) Expect count \(=4\)
        Start = 0;
    \#20 Start = 1;
    \#30 Start = 0;
    \#40 data \(=8\) 'b00; \(\quad / /\) Expect count \(=0\)
    \#120 Start = 1;
    \#130 Start = 0;
    \#150 data = 8'hff; // Expect count \(=8\)
    \#200 Start = 1;
    \#210 Start \(=0\);
    join
endmodule

8.38
module Prob_8_38 (
output reg [7: \(\overline{0}]\) Sum,
output reg Car_Bor,
input [7: 0] Data_A, Data_B);
reg [7: 0] Reg_A, Reg_B;
always @ (Data_A, Data_B)
case (\{Data_A[7], Data_B[7]\})
2'b00, 2'b11: begin
// ++, --
\(\{\) Car_Bor, Sum[6: 0]\} = Data_A[6: 0] + Data_B[6: 0];
Sum[7] = Data_A[7];
end
default: if (Data_A[6: 0] >= Data_B[6: 0]) begin // +-, -+
\{Car_Bor, Sum[6: 0]\} = Data_A[6: 0] - Data_B[6: 0];
Sum[7] = Data_A[7];
end
else begin
\{Car_Bor, Sum[6: 0]\} = Data_B[6: 0] - Data_A[6: 0];
Sum[7] = Data_B[7];
end
endcase
endmodule
module t_Prob_8_38 ();
wire [7: 0] Sum;
wire Car_Bor;
reg [7: 0] Data_A, Data_B;
wire [6: 0] Mag_A, Mag_B;
assign Mag_A = M0.Data_A[6: 0]; // Hierarchical dereferencing
assign \(\quad\) Mag_B \(=\) M0.Data_B[6: 0];
wire \(\quad\) Sign_A \(=\) M0.Data_A[7];
wire \(\quad\) Sign_B \(=\) M0.Data_B[7];
wire \(\quad\) Sign = Sum[7];
wire [7: 0] Mag = Sum[6: 0];
Prob_8_38 M0 (Sum, Car_Bor, Data_A, Data_B);
initial \#650 \$finish;
initial fork
\begin{tabular}{|c|c|}
\hline // Addition // A B & \\
\hline \#0 begin Data_A = \{1'b0, 7'd25 ; Data_B = \{1'b0, 7'd10 ; end & //+25, +10 \\
\hline \#40 begin Data_A = \{1'b1, 7'd25\}; Data_B = \{1'b1, 7'd10\}; end & // -25, -10 \\
\hline \#80 begin Data_A = \{1'b1, 7'd25\}; Data_B = \{1'b0, 7'd10\}; end & // -25, +10 \\
\hline \#120 begin Data_A = \{1'b0, 7'd25\}; Data_B = \{1'b1, 7'd10\}; end // B A & // 25, -10 \\
\hline \#160 begin Data_B = \{1'b0, 7'd25\}; Data_A = \{1'b0, 7'd10\}; end & //+25, +10 \\
\hline \#200 begin Data_B = \{1'b1, 7'd25\}; Data_A = \{1'b1, 7'd10\}; end & // -25, -10 \\
\hline \#240 begin Data_B = \{1'b1, 7'd25\}; Data_A = \{1'b0, 7'd10\}; end & // -25, +10 \\
\hline \#280 begin Data_B = \{1'b0, 7'd25\}; Data_A = \{1'b1, 7'd10\}; end // Addition of matching numbers & // +25, -10 \\
\hline \#320 begin Data_A = \{1'b1, \(\left.7^{\prime} d 0\right\} ;\) Data_B = \{1'b1, \(\left.7^{\prime} d 0\right\}\); end & I/ -0, -0 \\
\hline \#360 begin Data_A = \{1'b0,7'd0\}; Data_B = \{1'b0,7'd0\}; end & I/ +0, +0 \\
\hline \#400 begin Data_A = \{1'b0,7'd0\}; Data_B = \{1'b1,7'd0\}; end & II +0, -0 \\
\hline \#440 begin Data_A = \{1'b1,7'd0\}; Data_B = \{1'b0,7'd0\}; end & // -0, +0 \\
\hline \#480 begin Data_B = \{1'b0, 7'd25\}; Data_A = \{1'b0, 7'd25\}; end & // matching + \\
\hline \#520 begin Data_B = \{1'b1, 7'd25\}; Data_A = \{1'b1, 7'd25\}; end & // matching - \\
\hline // Test of carry (negative numbers) & \\
\hline \#560 begin Data_A = 8'hf0; Data_B = 8'hf0; end & // carry - - \\
\hline // Test of carry (positive numbers) & \\
\hline \#600 begin Data_A = 8'h70; Data_B = 8'h70; end join & // carry ++ \\
\hline ndmodule & \\
\hline
\end{tabular}
\begin{tabular}{|c|c|}
\hline Name & 0 \\
\hline \multirow[t]{6}{*}{\begin{tabular}{l}
Data_A[7:0] \\
Data_B[7:0] \\
Sign_A \\
Sign_B \\
Mag_A[6:0] \\
Mag_B[6:0]
\end{tabular}} & \\
\hline & \\
\hline & \\
\hline & \\
\hline & \\
\hline & \\
\hline Car_Bor & \\
\hline Sum[7:0] & \\
\hline Sign & \\
\hline Mag[7:0] & \\
\hline
\end{tabular}
8.39 Block diagram and ASMD chart:

module Prob_8_39 (
output [15: 0] PR, output done,
input [7:0] data_AR, data_BR, input start, clock, reset_b
);
Controller_P8_39 M0 (done, Ld_regs, Add_decr, start, zero, clock, reset_b);
Datapath_P8_39 M1 (PR, zero, data_AR, data_BR, Ld_regs, Add_decr, clock, reset_b); endmodule
module Controller_P8_16 (output done, output reg Ld_regs, Add_decr, input start, zero, clock, reset_b); parameter \(\quad s 0^{-=}=1{ }^{\prime} \mathrm{b} 0, \mathrm{~s} 1=1^{\prime} \mathrm{b} 1\);
reg state, next_state;
assign done \(=(\) state \(==\mathrm{s} 0)\);
```

always @ (posedge clock, negedge reset_b)
if (!reset_b) state <= s0; else state <= next_state;
always @ (state, start, zero) begin
Ld_regs = 0;
Add_decr = 0;
case (state)
s0: if (start) begin Ld_regs = 1; next_state = s1; end
s1: if (zero) next_state = s0; else begin next_state = s1; Add_decr = 1; end
default: next_state = s0;
endcase
end
endmodule
module Datapath_P8_16(
output reg [15: 0] PR, output zero,
input [7: 0] data_AR, data_BR, input Ld_regs, Add_decr, clock, reset_b
);
reg [7: 0] AR, BR;
assign zero = ~(| AR);
always @ (posedge clock, negedge reset_b)
if (!reset_b) begin AR <= 8'b0; BR <= 8'b0; PR <= 16'b0; end
else begin
if (Ld_regs) begin AR <= data_AR; BR <= data_BR; PR <= 0; end
else if (Add_decr) begin PR <= PR + BR; AR <= AR -1; end
end
endmodule
// Test plan - Verify;
// Power-up reset
// Data is loaded correctly
// Control signals assert correctly
// Status signals assert correctly
// start is ignored while multiplying
// Multiplication is correct
// Recovery from reset on-the-fly
module t_Prob_P8_16;
wire done;
wire [15: 0] PR;
reg [7: 0] data_AR,data_BR;
reg start, clock, reset_b;
Prob_8_16 M0 (PR, done, data_AR, data_BR, start, clock, reset_b);
initial \#500 \$finish;
initial begin clock = 0; forever \#5 clock = ~clock; end
initial fork
reset_b = 0;
\#12 reset_b = 1;
\#40 reset_\overline{b}=0;
\#42 reset_b = 1;
\#90 reset_b = 1;
\#92 reset_b = 1;
join

```
```

initial fork
\#20 start = 1;
\#30 start = 0;
\#40 start = 1;
\#50 start = 0;
\#120 start = 1;
\#120 start = 0;
join
initial fork
data_AR = 8'd5; // AR > 0
data_BR = 8'd20;
\#80 data_AR = 8'd3;
\#80 data_BR = 8'd9;
\#100 data_AR = 8'd4;
\#100 data_BR = 8'd9;
join
endmodule

```



```

module Prob_8_40 (
output [7: 0] Data_out,
output Ready, Got_Data, Done_Product,
input [7: 0] Data_in,
input Start, Run, Send_Data, clock, reset_b
);
Controller MO (
Ready, Shift_in, Got_Data, Done_Product, Decr_P, Add_regs, Shift_regs, Shift_out,
Start, Run, Send_Data, Zero, Q0, clock, reset_b
);
Datapath M1(Data_out, Q0, Zero, Data_in,
Start, Shift_in, Decr_P, Add_regs, Shift_regs, Shift_out, clock
);
endmodule
module Controller (
output reg Ready, Shift_in, Got_Data, Done_Product, Decr_P, Add_regs,
Shift_regs, Shift_out,
input Start, Run, Send_Data, Zero, Q0, clock, reset_b
);
parameter S_idle = 5'd20,
S_Ld_0 = 5'd0,
S_Ld_1 = 5'd1,
S_Ld_2 = 5'd2,
S_Ld_3 = 5'd3,
S_Ld_4 = 5'd4,
S_Ld_5 = 5'd5,
S_Ld_6 = 5'd6,
S_Ld_7 = 5'd7,
S_wait_1 = 5'd8, // Wait state
S_add = $5^{\prime}$ d9,
S_Shift = 5'd10,
S_product = 5'd11,
S_wait_2 = 5'd12, // Wait state
S_Send_0 = 5'd13,
S_Send_1 = 5'd14,
S-Send 2 = 5'd15,
S_Send_3 = 5'd16,
S_Send_4 = 5'd17,
S-Send $5=5$ 'd18,
S_Send_6 = 5'd19;
reg [4: 0] state, next_state;
always @ (posedge clock, negedge reset_b)
if ( $\sim$ reset_b) state <= S_idle; else state <= next_state;
always @ (state, Start, Run, Q0, Zero, Send_Data) begin
next_state = S_idle;
// Prevent accidental synthesis of latches
Ready = 0;
Shift_in = 0;
Shift_regs $=0$;
Add_regs $=0$;
Decr_P = 0;
Shift_out = 0;
Got_Data $=0$;
Done_Product $=0$;

```
```

    case (state) // Assign by exception to default values
        S_idle: begin
        Ready = 1;
                                if (Start) begin next_state = S_Ld_0; Shift_in = 1; end
                end
    S_Ld_0: begin next_state = S_Ld_1; Shift_in = 1; end
    S_Ld_1: begin next_state = S_Ld_2; Shift_in = 1; end
    S_Ld_2: begin next_state = S_Ld_3; Shift_in = 1; end
    S_Ld_3: begin next_state = S_Ld_4; Shift_in = 1; end
    S_Ld_4: begin next_state = S_Ld_5; Shift_in = 1; end
    S_Ld_5: begin next_state = S_Ld_6; Shift_in = 1; end
    S_Ld_6: begin next_state = S_Ld_7; Shift_in = 1; end
    S_Ld_7: begin Got_Data = 1;
    if (Run) next_state = S_add;
    else next_state = S_wait_1;
    end
S_wait_1: if (Run) next_state = S_add; else next_state = S_wait_1;
S_add: begin next_state = S_Shift; Decr_P = 1; if (Q0) Add_regs = 1; end
S_Shift: begin Shift_regs = 1; if (Zero) next_state = S_producut;
else next_state = S_add; end
S_product: begin
Done_Product = 1;
if (Send_Data) begin next_state = S_Send_0; Shift_out = 1; end
else next_state = S_wait_2; end
S_wait_2: if (Send_Data) begin next_state =S_Send_0; Shift_out = 1; end
else next_state = S_wait_2;
S_Send_0: begin next_state = S_Send_1; Shift_out = 1; end
S_Send_1: begin next_state = S_Send_2; Shift_out = 1; end
S_Send_2: begin next_state = S_Send_3; Shift_out = 1; end
S_Send_3: begin next_state = S_Send_4; Shift_out = 1; end
S_Send_4: begin next_state = S_Send_5; Shift_out = 1; end
S_Send_5: begin next_state = S_Send_6; Shift_out = 1; end
S_Send_6: begin next_state = S_idle; Shift_out = 1; end
default: next_state = S_idle;
endcase
end
endmodule

# 

);
reg [dp_width - 1: 0] A, B, Q; // Sized for datapath
reg C;
reg [P_width-1: 0] P;
assign
Q0 = Q[0];
assign Zero = (P == 0); // counter is zero
assign Data_out ={C, A, Q};
always @ (posedge clock) begin
if (Shift_in) begin
P <= dp_width;
A <= 0;
C <= 0;
B[7: 0] <= B[15: 8]; // Treat B and Q registers as a pipeline to load data bytes
B[15: 8] <= B[ 23: 16];
B[23: 16] <= B[31: 24];
B[31: 24] <= Q[7: 0];
Q[7: 0] <= Q[15: 8];

```
```

        Q[15: 8] <= Q[ 23: 16];
        Q[23: 16] <= Q[31: 24];
        Q[31: 24] <= Data_in;
    end
    if (Add_regs) {C, A} <= A + B;
    if (Shift_regs) {C, A, Q} <= {C, A, Q} >> 1;
    if (Decr_P) P <= P -1;
    if (Shift_out) begin {C, A, Q} <= {C, A,Q}>> 8; end
    end
    endmodule
module t_Prob_8_40;

| parameter | dp_width = 32; // Width of datapath |
| :---: | :---: |
| wire [7: 0] D | Data_out; |
| wire R | Ready, Got_Data, Done_Product; |
| reg St | Start, Run, Send_Data, clock, reset_b; |
| integer Exp | Exp_Value; |
| reg Error | Error; |
| wire [7: 0] D | Data_in; |
| reg [dp_width -1: 0] | Multiplicand, Multiplier; |
| reg [2*dp_width -1: 0] | 0] Data_register; // For test patterns |
| assign | Data_in = Data_register [7:0]; |
| wire [2*dp_width -1: 0 ] | 0] product; |
| assign | product $=\{$ M0.M1.C, M0.M1.A, M0.M1.Q\}; |
| Prob_8_40 M0 ( |  |
| Data_out, Ready, G | Got_Data, Done_Product, Data_in, Start, Run, Sen |

initial \#2000 \$finish;
initial begin clock = 0; forever \#5 clock = ~clock; end
initial fork
reset_b = 1;
\#2 reset b = 0;
\#3 reset_b = 1;
join
initial fork
Start =0;
Run = 0;
Send_Data = 0;
\#10 Start = 1;
\#20 Start = 0;
\#50 Run= 1; // Ignored by controller
\#60 Run = 0;
\#120 Run = 1;
\#130 Run = 0;
\#830 Send_Data = 1;
\#840 Send_Data = 0;
join
// Test patterns for multiplication
initial begin
Multiplicand = 32'hOf_00_00_aa;
Multiplier = 32'hOa_00_00_ff;
Data_register = {Multiplier, Multiplicand};
end
initial begin // Synchronize input data bytes

```
```

@ (posedge Start)
repeat (15) begin
@ (negedge clock)
Data_register <= Data_register >> 8;
end
end
endmodule

```

Simulation results: Loading multiplicand ( \(0 \mathrm{f0000aa}_{\mathrm{H}}\) ) and multiplier \(\left(0 \mathrm{a} 0000 \mathrm{ff}_{\mathrm{H}}\right), 4\) bytes each, in sequence, beginning with the least significant byte of the multiplicand.

Note: Product is not valid until Done_Product asserts. The value of Product shown here \(\left(255_{10}\right)\) reflects the contents of \(\{C, A, Q\}\) after the multiplier has been loaded, prior to multiplication.

Note: The machine ignores a premature assertion of Run.
Note: Got_Data asserts at the \(8^{\text {th }}\) clock after Start asserts, i.e., 8 clocks to load the data.
Note: Product, Multiplier, and Multiplicand are formed in the test bench.


Note: Product (64 bits) is formed correctly


8.41 (a)

(b) HDL model, test bench and simulation results for datapath unit.
```

module Datapath_unit
(
output reg [15: 0] R0, input [7: 0] Data, input Clr_P1_P0, Ld_P1_P0, Ld_R0, clock, rst);
reg [7: 0] P1, P0;
always @ (posedge clock) begin
if (Clr_P1_P0) begin P1 <= 0; P0 <= 0; end
if (Ld_P1_P0) begin P1 <= Data; P0 <= P1; end
if (Ld_R0) R0 <= {P1, P0};
end
endmodule

```
```

// Test bench for datapath
module t_Datapath_unit ();
wire [15: 0] R0;
reg [7: 0] Data;
reg Clr_P1_P0, Ld_P1_P0, Ld_R0, clock, rst;
Datapath_unit M0 (R0, Data, Clr_P1_P0, Ld_P1_P0, Ld_R0, clock, rst);
initial \#100 \$finish;
initial begin clock $=0$; forever \#5 clock = ~clock; end
initial begin rst = 0 ; \#2 rst = 1; end
initial fork
\#20 Clr_P1_P0 = 0;
\#20 Ld P1-P0 = 0;
\#20 Ld_R0 = 0;
\#20 Data = 8'ha5;
\#40 Ld P1 P0 = 1;
\#50 Data = 8'hff;
\#60 Ld_P1_P0 = 0;
\#70 Ld R0 = 1;
\#80 Ld_R0 = 0;
join
endmodule

```

(c) HDL model, test bench, and simulation results for the control unit.
```

module Control_unit (output reg CIr_P1_P0, Ld_P1_P0, Ld_R0, input En, Ld, clock, rst);
parameter S_idle $=4{ }^{\prime}$ b0001, S_1 = 4'b0010, S_full = 4'b0100, S_wait $=4{ }^{\prime} b 1000$;
reg [3: 0] state, next_state;
always @ (posedge clock)
if (rst) state <= S_idle;
else state <= next_state;
always @ (state, Ld, En) begin
Clr_P1_P0 = 0; // Assign by exception
Ld_P1_P0 = 0;
Ld_RO = 0;
next_state = S_idle;
case (state)
S_idle: if (En) begin Ld_P1_P0 = 1; next_state = S_1; end
else next_state = S_idle;
S_1: begin Ld_P1_P0 = 1; next_state = S_full; end
S full: if (!Ld) next state $=$ S_wait;
else begin
Ld_RO = 1;
if (En) begin Ld_P1_P0 = 1; next_state = S_1; end
else begin Clr_P1_P0 = 1; next_state = S_idle; end
end
S_wait: if (!Ld) next_state = S_wait;
else begin
Ld_R0 = 1;
if (En) begin Ld_P1_P0 = 1; next_state = S_1; end
else begin $\mathrm{Clr}_{-} \mathrm{P} 1 \_\overline{\mathrm{P}} 0=1$; next_state = S_idle; end
end
default: next_state = S_idle;
endcase
end
endmodule
// Test bench for control unit
module t_Control_unit ();
wire $\mathrm{Clr}-\mathrm{P} 1 \_\mathrm{P} 0, \mathrm{Ld} \mathrm{P} 1 \mathrm{P} 0, \mathrm{Ld} \_\mathrm{RO}$;
reg En, Ld, clock, rst;
Control_unit M0 (Clr_P1_P0, Ld_P1_P0, Ld_R0, En, Ld, clock, rst);
initial \#200 \$finish;
initial begin clock $=0$; forever \#5 clock $=\sim$ clock; end
initial begin rst = $0 ; \# 2$ rst = $1 ;$ \#12 rst = 0 ; end
initial fork
\#20 Ld = 0;
\#20 En = 0;
\#30 En = 1; // Drive to S_wait
\#70 Ld = 1; // Return to S_1 to S_full tp S_wait
\#80 Ld = 0;
\#100 Ld = 1; // Drive to S_idle
\#100 En = 0;
\#110 En = 0;
\#120 Ld = 0;
join
endmodule

```

(c) Integrated system Note that the test bench for the integrated system uses the input stimuli from the test bench for the control unit and displays the waveforms produced by the test bench for the datapath unit.:
module Prob_8_41 (output [15: 0] R0, input [7: 0] Data, input En, Ld, clock, rst); wire Clr_P1_P0, Ld_P1_P0, Ld_R0;

Control_unit M0 (Clr_P1_P0, Ld_P1_P0, Ld_R0, En, Ld, clock, rst); Datapath_unit M1 (R0, Data, Clr_P1_P0, Ld_P1_P0, Ld_R0, clock);

\section*{endmodule}
module Control_unit (output reg Clr_P1_P0, Ld_P1_P0, Ld_R0, input En, Ld, clock, rst);
parameter S_idle = 4'b0001, S_1 = 4'b0010, S_full = 4'b0100, S_wait = 4'b1000;
reg [3: 0] state, next_state;
```

    always @ (posedge clock)
    if (rst) state <= S_idle;
    else state <= next_state;
    always @ (state, Ld, En) begin
    Clr_P1_P0 = 0; // Assign by exception
    Ld_P1_P0 = 0;
    Ld_RO = 0;
    next_state = S_idle;
    case (state)
        S_idle: if (En) begin Ld_P1_P0 = 1; next_state = S_1; end
                        else next_state = S_idle;
        S_1: begin Ld_P1_P0 = 1; next_state = S_full; end
        S_full: if (!Ld) next_state = S_wait;
        else begin
                            Ld_R0 = 1;
                            if (En) begin Ld_P1_P0 = 1; next_state = S_1; end
                            else begin Clr_P1_P0 = 1; next_state = S_idle; end
                end
        S_wait: if (!Ld) next_state = S_wait;
        else begin
    ```
```

                Ld_RO = 1;
                        if (En) begin Ld_P1_P0 = 1; next_state = S_1; end
                        else begin Clr_P1_P0 = 1; next_state = S_idle; end
                    end
        default: next_state = S_idle;
        endcase
    end
    endmodule
module Datapath_unit
(
output reg [15: 0] RO,
input [7: 0] Data,
input Clr_P1_P0,
Ld_P1_P0,
Ld_RO,
clock);
reg [7: 0] P1, P0;
always @ (posedge clock) begin
if (Clr_P1_PO) begin P1 <= 0; P0 <= 0; end
if (Ld_P1_P0) begin P1 <= Data; P0 <= P1; end
if (Ld_R0) R0 <= {P1, P0};
end
endmodule
// Test bench for integrated system
module t_Prob_8_41 ();
wire [15: 0] R0;
reg [7: 0] Data;
reg En, Ld, clock, rst;
Prob_8_41 M0 (R0, Data, En, Ld, clock, rst);
initial \#200 \$finish;
initial begin clock = 0; forever \#5 clock = ~clock; end
initial begin rst = 0; \#10 rst = 1; \#20 rst = 0; end
initial fork
\#20 Data = 8'ha5;
\#50 Data = 8'hff;
\#20 Ld = 0;
\#20 En = 0;
\#30 En = 1;// Drive to S_wait
\#70 Ld = 1; // Return to S_1 to S_full tp S_wait
\#80 Ld = 0;
\#100 Ld = 1; // Drive to S_idle
\#100 En = 0;
\#110 En = 0;
\#120 Ld = 0;
join
endmodule

```


\section*{CHAPTER 9}
9.1 (a) Asynchronous circutis do not use clock pulses and change state in response to input changes. Synchronous circuits use clock pulses and a change of state occurs in reponse to the clock transition.
(b) The input signals change one at a time when the circuit is stable.
(c) The circuit is in a stable state when the excitation variables \((\mathrm{Y})\) are equal to the secondary variables (y) (see F. 9.1). Unstable otherwise.
(d) The total state is the combination of binary values of the internal state and the inputs.

\(9.3 \quad\) (a)

(b)

(c)

(d) When the input is 01 , the output is 0 . When the input is 10 , the output is 1 . Whenever the input assumes one of the other two combinations, the output retains its previous value.
9.4

\(z=x_{2}+y_{1}\)

9.5
\begin{tabular}{|c|c|c|c|c|}
\hline \[
y_{1} y_{2}{ }^{x_{1} x_{2}}
\] & \[
00
\] & 01 & 11 & 10 \\
\hline \(a=00\) & (00) & 11 & 01 & (00) \\
\hline \(c=01\) & 00 & 11 & (01) & 01 \\
\hline \(b=11\) & 00 & (11) & (11) & 01 \\
\hline 10 & 00 & 11 & x & x \\
\hline \multicolumn{5}{|c|}{Noncritical races} \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|}
\hline \[
y_{1} y_{2}{ }^{x_{1} x_{2}}
\] & 00 & 01 & 11 & 10 \\
\hline 00 & 0 & 0 & 1 & 1 \\
\hline 01 & 0 & 11 & 1 & 0 \\
\hline 11 & 0 & 0 & 11 & 0 \\
\hline 10 & 0 & 0 & X & x \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|}
\hline \(\chi^{X_{1} x_{2}}\) & & & & \\
\hline \(y_{1} y_{2}\) & 00 & 01 & 11 & 10 \\
\hline 00 & & 1 & & \\
\hline 01 & & 1 & & \\
\hline 11 & & 1 & 1 & \\
\hline 10 & & 1 & x & x \\
\hline \multicolumn{5}{|c|}{\(Y_{1}=x_{1}{ }_{1} \mathrm{x}_{2}+x_{2} y_{2}\)} \\
\hline
\end{tabular}

9.6
\(\begin{array}{ll}\text { From total } & \text { To total } \\ \text { state } y_{1} y_{2} x_{1} x_{2} & \text { state } y_{1} y_{2} x_{1} x_{2}\end{array}\)


1111

\(\begin{array}{llll}0 & 0 & 0 & 1 \\ 0\end{array}\)
1
\(\begin{array}{llllllll}0 & 1 & 0 & 1 \\ 1 & 0 & 0 & 1\end{array} \longrightarrow 0 \begin{array}{llllll} & 0 & 0 & 1\end{array}\) Noncritical race
\(1010 \longrightarrow 1100 \longrightarrow 0100\) Cycle
9.7 When all the inputs are equal to 1, both outputs are equal to 1. (See Fig. 9.11). Going from \(S R=11\) to \(S R\) \(=00\) when \(C=1\) produces an unstable output.

9.8 When \(C=1\) and \(J=K=1\),the outputs complement and again repeat complementing as long as \(C-=1\).

\(9.9 \quad\) (a)
\[
\begin{array}{lc}
S_{1}=x_{1}^{\prime} & R_{1}=y_{2}^{\prime} \\
S_{2}=x_{1}^{\prime} y_{1}^{\prime} & R_{2}=x_{2}^{\prime} \\
Y_{1}=S_{1}^{\prime}+R_{1} y_{1}=x_{1}+y_{1} y_{2}^{\prime} \\
Y_{2}=S_{2}^{\prime}+R_{2} y_{2}=x_{1}+y_{1}+x_{2}^{\prime} y_{2} \\
Q=Y_{2} &
\end{array}
\]
(b)
\begin{tabular}{|c|c|c|c|c|}
\hline \multicolumn{5}{|l|}{\({ }^{X_{1} X_{2}}\)} \\
\hline \(y_{1} y_{2}\) & 00 & 01 & 11 & 10 \\
\hline 00 & (00) & (00) & 11 & 11 \\
\hline 01 & (01) & 00 & 11 & 11 \\
\hline 11 & 01 & 01 & (11) & (11) \\
\hline 10 & 00 & 11 & 11 & 11 \\
\hline
\end{tabular}

Transition table
\begin{tabular}{|c|c|c|c|c|}
\hline \[
y_{1} y_{2}{ }^{x_{1}}
\] & 00 & 01 & 11 & 10 \\
\hline 00 & 0 & 0 & 1 & 1 \\
\hline 01 & 1 & 0 & 1 & 1 \\
\hline 11 & 1 & 1 & 1 & 1 \\
\hline 10 & 1 & 1 & 1 & 1 \\
\hline
\end{tabular}

Output map
9.11 Use solution of Prob. 9.4 transition table.
\begin{tabular}{|c|c|c|c|c|}
\hline \(y^{x_{1} x_{2}}\) & & & & \\
\hline \(y_{1} y_{2}\) & 00 & 01 & 11 & 10 \\
\hline 00 & 0 & 0 & 1 & 1 \\
\hline 01 & 0 & 0 & 1 & 0 \\
\hline 11 & x & 0 & x & x \\
\hline 10 & x & 0 & x & x \\
\hline & & \(x_{1}{ }^{\text {x }}\) & \(x_{2} y^{\prime}\) & \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|}
\hline \[
y_{1} y_{2}{ }^{x_{1} X}
\] & 00 & 01 & 11 & 10 \\
\hline 00 & x & x & 0 & 0 \\
\hline 01 & x & X & 0 & x \\
\hline 11 & 0 & 1 & 0 & 0 \\
\hline 10 & 0 & 1 & 0 & 0 \\
\hline \multicolumn{5}{|c|}{\(R_{1}=x_{1}{ }_{1}{ }_{2}\)} \\
\hline
\end{tabular}

\begin{tabular}{|c|c|c|c|c|}
\hline \[
y_{1} y_{2}{ }^{x_{1} x}
\] & & 01 & 11 & 10 \\
\hline 00 & x & 0 & 0 & x \\
\hline 01 & 1 & 0 & 0 & 0 \\
\hline 11 & 0 & 0 & 0 & 1 \\
\hline 10 & 0 & 0 & 0 & x \\
\hline \multicolumn{5}{|c|}{\[
\begin{gathered}
R_{2}=\mathrm{x}_{1}^{\prime} \mathrm{x}^{\prime}{ }_{2} \mathrm{y}_{1}^{\prime}+ \\
x_{1} x_{2}^{\prime} y_{2} y_{1}
\end{gathered}
\]} \\
\hline
\end{tabular}

The circuit may be drawn as in Fig. 9.38(b) or Fig. 9.46. It will require 6 NAND gates for the inputs to the latches, 4 NAND gates for the two latches, and one NAND gate for the out put \(z=x_{2}+y_{1}=\left(x^{\prime} y^{\prime}{ }_{1}^{\prime}\right)^{\prime}\).

9.13
\begin{tabular}{|c|c|c|c|}
\hline \multicolumn{4}{|c|}{Switch Output input light (red = 1)} \\
\hline State & \(X_{1} X_{2}\) & z & Comments \\
\hline \(a\) & 00 & 0 & No train in intersection \\
\hline \(b\) & 01 & 1 & Train turns on \(\mathrm{x}_{2}\) after state a \\
\hline c & 00 & 1 & Train between two switches \\
\hline d & 10 & 1 & Train turns on \(\mathrm{x}_{1}\) after state c \\
\hline \(e\) & 10 & 1 & Train trains on \(\mathrm{x}_{1}\) after state a \\
\hline \(f\) & 00 & 1 & Train between two switches \\
\hline \(g\) & 01 & 1 & Train turns on \(\mathrm{x}_{2}\) after state f \\
\hline
\end{tabular}
\[
z=x_{2}+y_{1}
\]


There are two possibilities for a four-row flow table:
(a) \((b, c)(d, g)(e, f)\) or \((a)(b, e)(c, f)(d, g)\). Continue with the solution of Prob. 9.25.
(b)

9.16
b

9.17

(a)


1: (a, b) (a, e) (a, f) (a, g) (a, h) (b, g) (b, h) (c, d) (c, h) (d, e) (d, h) (e, f) (e, g) (e, h) (f, g) (f, h) (g, h)

2, 3: (a, b) (c, d) e, f, g, h)
(b)


1: \((a, e)(a, f)(b, c)(b, j)(c, d)\) \((\mathrm{d}, \mathrm{g})(\mathrm{e}, \mathrm{f})(\mathrm{g}, \mathrm{h})\)

2: (a, e, f) (b, c) (b, j) (c, d) \((\mathrm{d}, \mathrm{g})(\mathrm{g}, \mathrm{h})(\mathrm{k})\)

3: (a, e, f) (b, j) (c, d) (g, h) (k)
\begin{tabular}{|c|c|c|c|c|}
\hline \multicolumn{5}{|l|}{\(\chi_{1} \chi_{2}\)} \\
\hline \(y_{1} y_{2}\) & 00 & 01 & 11 & 10 \\
\hline \(\mathrm{a}=00\) & 00 & 00 & 01 & 10 \\
\hline \(\mathrm{b}=01\) & 00 & 01 & 01 & 11 \\
\hline \(\mathrm{c}=11\) & 00 & xx & 10 & 11 \\
\hline \(\mathrm{d}=10\) & 00 & 00 & 10 & 10 \\
\hline
\end{tabular}

Transition table

\[
\begin{aligned}
& S_{1}=x_{1} x^{\prime}{ }_{2} \\
& R_{1}=x_{1}^{\prime} \\
& S_{2}=x_{1} x_{2} y_{1}^{\prime} \\
& R_{2}=x_{1}^{\prime}{ }_{1}^{\prime}{ }_{2}+x_{2} y_{1} \\
& z=x_{2} y_{2}^{\prime}+x_{1} y_{2}^{\prime}
\end{aligned}
\]


Transition diagram
\begin{tabular}{c|c|c|c|c|} 
& \multicolumn{1}{c}{00} & 01 & 11 & 10 \\
\cline { 2 - 5 } & 0 & a & g & b \\
1 & f \\
\hline & c & h & e \\
\hline
\end{tabular}

Binary assignment (Add states g and h )


Modified flow table

\subsection*{9.21}


Transition diagram


Binary assignment


Flow table
\(F(A, B, C D)=\Sigma(0,2,6,7,8,10,12)\)
\(F=A^{\prime} D^{\prime}+A C^{\prime} D^{\prime}+A^{\prime} B C+A^{\prime} C D^{\prime}\) (Note: the term \(A^{\prime} C D^{\prime}\) is redundant)


Hazard

\(Y=\left(x_{1}+x_{2}^{\prime}\right)\left(x_{2}+x_{3}\right)\left(x_{1}+x_{3}\right)\)
Add a third term


Continued from solution to Prob. 9.13. The four row table obtained from the compatibles (a) (b, c) (d, g) (e, f) requires three state variables because there is a critical race. Use (a) (b, e) (c, f) (d, g).


\section*{CHAPTER 10}
10.1 Fan-out \(=\mathrm{I}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{IL}}=20 / 2=10 ; \mathrm{I}_{\mathrm{OH}} / \mathrm{I}_{\mathrm{IH}}=1 / 0.050=20\)

Power dissipation \(5 \times(10+20) / 2=75 \mathrm{~mW}\) for 4 gates, \(75 / 4=18.75 \mathrm{~mW}\) per gate Propagation delay \(=3\) ns Noise margin \(=2.7-2=0.7\) or \(0.8=0.5=0.3 \mathrm{~V}\)
10.2

(a) \(\mathrm{Vo}=90 /(640+90) \times 3.6+0.7 \times 640 /(640+90)=0.444+0.614=1.058 \mathrm{~V}\)
(b)

\(\mathrm{I}_{\mathrm{CS}} / \mathrm{h}_{\mathrm{FE}}=(3.6-0.2) / 640 / 20=0.266 \mathrm{~mA}\)
For saturation: \(\mathrm{I}_{\mathrm{B}}=\left(\mathrm{V}_{\mathrm{i}}-0.7\right) / 450 \geq 0.266 \mathrm{~mA}\)
\(\mathrm{V}_{\mathrm{i}} \geq 0.266 \times 10^{-3} \times 450+0.7=0.82 \mathrm{~V}\)
(c) \(1.058-0.82=0.238 \mathrm{~V}\)

\section*{10.3}

\(\mathrm{Vp}=0.7+0.7+0.7=2.1 \mathrm{~V}\) (Input diodes are off)
\(\mathrm{I}_{\mathrm{B}}=(5-2.1) / 5000-0.7 / 5000=0.58-0.14=0.44 \mathrm{~mA}\)
\(\mathrm{I}_{\mathrm{CS}}=(5-0.2) / 2000=2.4 \mathrm{~mA}\)
The transistor is saturated because \(\mathrm{I}_{\mathrm{b}}=0.44 \mathrm{~mA} \geq \mathrm{I}_{\mathrm{CS}} / \mathrm{h}_{\mathrm{FE}}=2.4 / 20 \mathrm{~mA}=0.12 \mathrm{~mA}\)
10.4 (a) \(\mathrm{I}_{\mathrm{R}}=(5-0.2) .2 \mathrm{~K}=2.4 \mathrm{~mA}\)
(b) \(\mathrm{I}_{\mathrm{L}}=(5-0.9) / \mathrm{rK}=0.82 \mathrm{~mA}\)
(c) \(\mathrm{I}_{\mathrm{CS}}=\mathrm{I}_{\mathrm{R}}+\mathrm{N}_{\mathrm{L}}=2.4+0.82 \mathrm{~N}\)
(d) \(\mathrm{I}_{\mathrm{B}} \mathrm{h}_{\mathrm{FE}}=0.44 \times 20=8.8 \mathrm{~mA}\)
\(\mathrm{I}_{\mathrm{CS}}=2.4+0.82 \mathrm{~N} \leq \mathrm{I}_{\mathrm{B}} \mathrm{h}_{\mathrm{FE}}=8.8\)
\(\mathrm{N} \leq(8.9-2.4) / 0.82=7.8\)
(e) Fanout \(=7\)


\section*{10.5}

(a) \(\mathrm{V}_{\mathrm{B}}\left(\mathrm{Q}_{1}\right)=2.1 \mathrm{~V} \quad \mathrm{~V}_{\mathrm{C}}\left(\mathrm{Q}_{1}\right)=1.4 \mathrm{~V}\)
\(\mathrm{V}_{\mathrm{B}}\left(\mathrm{Q}_{2}\right)=1.4 \mathrm{~V} \quad \mathrm{~V}_{\mathrm{C}}\left(\mathrm{Q}_{2}\right)=0.9 \mathrm{~V}\)
\(\mathrm{V}_{\mathrm{B}}\left(\mathrm{Q}_{3}\right)=0.7 \mathrm{~V} \quad \mathrm{~V}_{\mathrm{C}}\left(\mathrm{Q}_{3}\right)=0.2 \mathrm{~V}\)
\(\mathrm{V}_{\mathrm{E}}\left(\mathrm{Q}_{1}\right)=3.0 \mathrm{~V} \quad \mathrm{~V}_{\mathrm{E}}\left(\mathrm{Q}_{2}\right)=0.7 \mathrm{~V}\)
(b) \(\mathrm{I}_{\mathrm{B} 1}=\mathrm{I}_{\mathrm{B} 2}=(5-2.1) / 4000=0.725 \mathrm{~mA}\)
\(\mathrm{I}_{\mathrm{C} 2}=(5-0.9) / 1600=2.56 \mathrm{~mA}\)
\(\mathrm{h}_{\mathrm{FE}}(\mathrm{Q} 2) \geq 2.56 / 0.726=3,53\)
(c) \(\mathrm{I}_{\mathrm{B} 3}=\mathrm{I}_{\mathrm{B} 2}+\mathrm{I}_{\mathrm{C} 2}-0.7 / 1000=0.725+2.56-0.7=2.585 \mathrm{~mA} 2.585 \mathrm{~mA}\)
(d) \(\mathrm{I}_{\mathrm{C} 3}<\mathrm{I}_{\mathrm{B} 3} \mathrm{~h}_{\mathrm{FE}}=2.585 \times 6.18=16 \mathrm{~mA} 16 \mathrm{~mA}\)
(e) \((5-0.2) / \mathrm{R}_{\mathrm{L}}<16 \mathrm{~mA}\)
\[
\mathrm{R}_{\mathrm{L}}>4.8 / 16 \times 10^{-3}=4800 / 16=300
\]
\(10.6 \quad\) (a)


If one or more transistor are ON, the output is at a low level. The output is high if and only if all transistors are off.
\begin{tabular}{cc|cc} 
Q1 & Q2 & Output & AND \\
\hline & & & \\
ON & ON & LOW & \(=0\) \\
ON & OFF & LOW & \(=0\) \\
OFF & ON & LOW & \(=0\) \\
OFF & OFF & HIGH & \(=1\)
\end{tabular}
(b) \(\mathrm{A}^{\prime} \mathrm{B}^{\prime}=(\mathrm{A}+\mathrm{B})^{\prime}\)

10.7

\(\mathrm{I}_{\mathrm{B}}(\mathrm{Q} 4)=(5-1.6) / 1600=2.123 \mathrm{~mA}\)
\(\mathrm{I}_{\mathrm{C}}(\mathrm{Q} 4)=(5-1.1) / 130=30 \mathrm{~mA}\)
\(\mathrm{I}_{\mathrm{L}}=\mathrm{I}_{\mathrm{B}}+\mathrm{I}_{\mathrm{C}}=2.125+30=32.125 \mathrm{~mA}\)
Note: 32 mA of current flows between the two circuits provided Q4 (of TTL -1) and Q3 (of TTL - 2) are both saturated.
10.8
(a) (b)

C=L A=L C=L A=H
\begin{tabular}{|l|c|c|c|}
\hline Q1 (base-emitter) & ON & OFF & ON \\
\hline Q1(base-collector) & OFF & ON & OFF \\
\hline Q2 & OFF & ON & OFF \\
\hline \begin{tabular}{l} 
Q3 \\
Q4
\end{tabular} Totem-pole output & OFF \\
ON & ON & OFF & OFF \\
\hline OFF \\
\hline Q6 (base-emitter) & ON & ON & OFF \\
\hline Q6 (base-collector) & OFF & OFF & ON \\
\hline Q7 & OFF & OFF & ON \\
\hline Q8 & OFF & OFF & ON \\
\hline State of output & HIGH & LOW & HIGH IMPEDANCE \\
\hline
\end{tabular}
10.9 (a) When one or more inputs are HIGH, Q5 is OFF and the input transistor(s) is ON.

\(\mathrm{I}_{\mathrm{E}}=(5.2-1.6) / 779=4.62 \mathrm{~mA}\)
\(\mathrm{V}_{\mathrm{RC} 1}=4.62 \times 10^{-3} \times 220-1.02 \mathrm{~V}\)
(b) When all inputs are low, Q5 conducts and the input transistors are OFF.

\[
\begin{aligned}
& \mathrm{I}_{\mathrm{E}}=(5.2-2.1) / 779=4 \mathrm{~mA} \\
& \mathrm{~V}_{\mathrm{RC} 2}=4 \times 10^{-3} \times 245=0.98 \mathrm{~V}
\end{aligned}
\]
10.10 Noise margin \(=0.6-0.3=0.3 \mathrm{~V}\)
10.11

10.12

10.13

10.14

10.15

Add another level to the diagram of Fig. 10.26 and a third selection input, \(S_{2}\). The first level is controlled by \(S_{0}\) and has 8 transmission gates between the data inputs and the four lines labeled \(I_{0} \ldots I_{3}\) in Fig. 10.26. The other two levels are as in Fig. 10.26 except that the second level is controlled by \(S_{1}\) and the third level is controlled by \(S_{2}\).

\subsection*{10.16}

10.17
// Test bench for NAND2
module t_NAND2;
reg \(A, B\);
wire \(Y\);
NAND2 M0 (Y, A, B); // Instantiate NAND2
initial \#100 \$finish;
initial fork
\(A=0 ;\)
\(B=0\);
\#5 B = 1;
\#10 A = 1;
\#15 B = 0;
join
initial \$monitor (\$time, ,"A = \%b B = \%b Y = \%b", A, B, Y);
endmodule
//CMOS 2-input NAND Fig. 10.22(b)
module NAND2 (Y, A, B);
input \(A, B\);
output Y ;
supply1 PWR;
supply0 GRD;
wire W1; // terminal between two nmos
pmos (Y, PWR, A); // source connected to Vdd
pmos (Y, PWR, B); // parallel connection
nmos (Y, W1, A); // serial connection
nmos (W1, GRD, B); // source connected to ground
endmodule
\(0 A=0 B=0 \quad Y=1\)
\(5 A=0 B=1 \quad Y=1\)
\(10 A=1 \quad B=1 \quad Y=0\)
\(15 A=1 \quad B=0 \quad Y=1\)


\section*{CHAPTER 11}
11.1 Oscilloscope display:
clock


BCD count: Oscilloscope displays from 0000 to 1001
Output pattern:
QA = alternate 1's and 0s
QB = Two 1's, two 0's, two 1's, four 0's
\(\mathrm{QC}=\) Four 1's, six 0's
QD = Two 1's, eight 0's.
Other counts:
(a) 0101 must reset at 0110 - connect QB to R1, QC to R2
(b) 0111 must reset at 1000 - connect QD to both R1 and R2
(c) 1011 must reset at 1100 - connect QC to R1, QD to R2
11.2 Truth table:
\begin{tabular}{cc|cccccc}
\multicolumn{2}{c|}{ Inputs } & & & & & & \\
A & B & NAND & NOR & NOT(A) & AND & OR & XOR \\
\hline 0 & 0 & 1 & 0 & 1 & 0 & 0 & 0 \\
0 & 1 & 1 & 1 & 0 & 0 & 1 & 1 \\
1 & 0 & 1 & 1 & 1 & 0 & 1 & 1 \\
1 & 1 & 0 & 1 & 0 & 1 & 1 & 0
\end{tabular}

Waveforms:

\begin{tabular}{|c|c|c|c|c|}
\hline \(N A N D(7400)\) & 1 & 1 & 1 & 0 \\
\hline \multirow[t]{2}{*}{NOR(7492)} & & & & \\
\hline & 1 & 0 & 0 & 0 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{NOT( A (7404)} & & & \multirow[b]{2}{*}{1} & \multirow[b]{2}{*}{0} \\
\hline & 1 & 0 & & \\
\hline
\end{tabular}
 \(x O R(7486)\)


\section*{11.3}


Boolean Functions:


Boolean Functions:

\[
F_{1}=C^{\prime}+A B^{\prime} D^{\prime}
\]

2 ICs: 7400, 7410


Complement:

\(F=D+B^{\prime} C\)
\(F^{\prime}=C^{\prime} D^{\prime}+B D^{\prime}\)
11.4

Design Example:


11.5 Gray code to Binary - See solution to Prob. 4.7.

9's complementer - See solution to Prob. 4.18.
\[
\begin{aligned}
& \mathrm{w}=\mathrm{A}^{\prime} \mathrm{B}^{\prime} \mathrm{C}^{\prime} \\
& \mathrm{x}=\mathrm{BC} \cdot+\mathrm{B}^{\prime} \mathrm{C} \\
& \mathrm{y}=\mathrm{C} \\
& \mathrm{z}=\mathrm{D}^{\prime} \\
& \mathrm{E}=\mathrm{AB}+\mathrm{AC}
\end{aligned}
\]

3 ICs: 7400, 7404, 7410


\section*{11.6}

\(A=\Sigma(0,2,3,6,7,8,9,12,13)\)
\(B=\Sigma(0,2,3,4,512,13,14)\)
\(C=\Sigma(0,1,3,5,6,9,10,13,14)\)
\(D=\sum(0,7,11)\)

Mux A


Mux C


Mux B


Mux D

11.7


Parallel adder - See circuit of Fig. 11.10.
Adder-subtractor - See circuit of Fig. 11.11.
\begin{tabular}{lccccccc}
\multicolumn{1}{c}{ Operation } & \multicolumn{5}{c}{ Inputs } & \multicolumn{4}{c}{ Outputs } \\
\multicolumn{1}{c}{} & \(M\) & \(A\) & \(B\) & \(C_{0}\) & & \(S\) & \(C_{4}\)
\end{tabular}

11.8 SR Latch: See Fig. 5.4.

\section*{D Latch:}

Let \(C P=C, x=\) output of gate 4 .
\(x=\left[(D C)^{\prime} C\right]^{\prime}=\left(D^{\prime} C\right)^{\prime}\)


Master-Slave D Flip-Flop: The circuit is as in Fig. 5.9.
The oscilloscope display:


Slave \(Q\)


Edge-Triggered D Flip-Flop: Circuit is shown in Fig. 5.10.


\section*{IC Flip-Flops:}

Connect all inputs to toggle switches, the clock to a pulser, and the outputs to indicator lamps.

\subsection*{11.9 Up-Down Counter with Enable:}

\[
\mathrm{J}_{\mathrm{B}}=\mathrm{K}_{\mathrm{B}}=\mathrm{E}(\text { Complement } \mathrm{B} \text { when } \mathrm{E}=1)
\]
\[
\mathrm{J}_{\mathrm{A}}=\mathrm{K}_{\mathrm{A}}=\mathrm{E}\left(\mathrm{Bx}+\mathrm{B}^{\prime} \mathrm{x}^{\prime}\right)
\]

Complement A when \(\mathrm{E}=1\) and:
\(B=1\) when \(x=1\) (Count up)
\(B=0\) when \(x=0\) (Count down)

\section*{State Diagram:}
\(\mathrm{J}_{\mathrm{A}}=\mathrm{B}\)
\(\mathrm{J}_{\mathrm{B}}=\mathrm{Ax}+\mathrm{A}^{\prime} \mathrm{x}^{\prime}=(\mathrm{A} \oplus \mathrm{x})^{\prime} \quad \mathrm{Y}=\mathrm{A} \oplus \mathrm{B} \oplus \mathrm{x}\)
\(K_{A}=B^{\prime}\) \(K_{B}=A x+A^{\prime} x^{\prime}=(A \oplus x)^{\prime}\)


Design of Counter: ABCD
\(\mathrm{J}_{\mathrm{A}}=\mathrm{K}_{\mathrm{A}}=\mathrm{B}(\mathrm{CD}) \quad 0000 \rightarrow 0101 \rightarrow 0110\)
\(\mathrm{J}_{\mathrm{B}}=\mathrm{K}_{\mathrm{B}}=\mathrm{CD} \quad 1000 \rightarrow 1001 \rightarrow 1010\)
\(\mathrm{J}_{\mathrm{C}}=\mathrm{D}\)
\(\mathrm{K}_{\mathrm{C}}=\mathrm{AD}\)
\(\mathrm{J}_{\mathrm{D}}=\mathrm{K}_{\mathrm{D}}=1\)
11.10 Ripple counter: See Fig. 6.8

Down counter: Either take outputs from Q' outputs or connect complement Q' to next clock input.
Synchronous counter: See Fig. 6.12.

BCD counter: See solution to Prob. 6.19.
Unused states:


Binary counter wth parallel load:
Connect QA and QD through a NAND gate to the load. See Fig. 6.15.
11.11 Ring counter:

See Fig. 6.17(a).
States of register:
\begin{tabular}{cccc}
\(Q A\) & \(Q B\) & \(Q C\) & \(Q D\) \\
\hline 1 & 0 & 0 & 0 \\
0 & 1 & 0 & 0 \\
0 & 0 & 1 & 0 \\
0 & 0 & 0 & 1
\end{tabular}

Switch-tail ring counter: See Fig. 6.18(a). Connect (QD)' at pin 12 to the serial input at pin 4. State sequence as in Fig. 6.18(b).
\(\underline{\text { Feedback shift register: }}\) Serial input \(=\mathrm{QC} \oplus \mathrm{QD}\) (Use 7486).
Sequence of states:


Bidirectional shift register with parallel load:
Function table:

74195
\begin{tabular}{ccc} 
Clear & Clock & SH/LD \\
\hline 0 & x & x \\
1 & \(\uparrow\) & 1 \\
1 & \(\uparrow\) & 0 \\
1 & \(\uparrow\) & 0 \\
1 & \(\uparrow\) & 0
\end{tabular}

74157
STROBE SELECT Function
x \(\quad \mathrm{x} \quad\) Async clear
Shift right \((Q A \rightarrow Q B)\)
Shift left (Select \(B\) )*
Parallel Load (Select A)
Synchronous clear
* B inputs come from QA-QD shifted by one position.
11.12

11.13 Testing the RAM:


Memory Expansion:


\subsection*{11.14 Circuit Analysis - Answers to questions:}
1) Resets to 0 the two 74194 ICs, the two D flip-flops, and the start SR latch. This makes S1S0 \(=11\) (parallel load).
2) The start switch sets the SR latch to 1 . The clock pulses load 0000_0001 into the 8 -bit register. If the start switch stays on, the register never clears to all 0 s when \(S 1 S 0=11\) (right-most \(Q D\) stays on).
3) Pressing the pulser makes \(S 1 S 0=10\) and the light shifts left. When \(Q C\) becomes 1, the start SR latch is cleared to 0 . When \(Q A\) of the left 74194 becomes 1, it changes \(S 1\) to 0 (through the \(P R\) input) and \(S 0\) to 1 (through the \(C L R\) input. with \(S 1 S 0=01\), the single light shifts right.
4) If the pulser is pressed while the light is moving to the left or the right, S1S0 becomes 11 and all 0 s are loaded into the register in parallel. The light goes off.
5) When the right-most \(Q D\) becomes a \(1, S 1 S 0\) changes from 01 (shift right) to 11 (parallel load). If the pulser is pressed before the next clock pulse, S1S0 goes to 10 (shift left). If not pressed, an all 0 s value is loaded into the register in parallel. (Provided the start switch is in the logic 1 position.)

\section*{Lamp Ping-Pong}

Add a left pulser. Three wire changes to the D flip-flop on the left:
1) Connect the clock input of the flip-flop to the pulser.
2) Connect the D input to the \(Q A\) of the left 74197
3) Connect the input of the inverter (that goes to \(P R\) ) to ground.

\section*{Counting the Losses}


\subsection*{11.15 Clock Pulse Generator}
\[
\begin{aligned}
& \mathrm{t}_{\mathrm{L}}=0.693 \mathrm{R}_{\mathrm{B}} \mathrm{C}=10^{-6} \\
& \mathrm{R}_{\mathrm{B}}=10^{-6} /\left(0.693 \times 0.001 \times 10^{-6}\right)=10^{3} / 0.693=1.44 \mathrm{~K} \Omega\left(\text { Use } \mathrm{R}_{\mathrm{B}}=1.5 \mathrm{~K} \Omega\right) \\
& \mathrm{t}_{\mathrm{H}} / \mathrm{t}_{\mathrm{L}}=0.693\left(\mathrm{R}_{\mathrm{A}}+\mathrm{R}_{\mathrm{B}}\right) \mathrm{C} /\left(0.693 \mathrm{R}_{\mathrm{B}} \mathrm{C}\right)=\left(\mathrm{R}_{\mathrm{A}}+\mathrm{R}_{\mathrm{B}}\right) / \mathrm{R}_{\mathrm{B}}=9 / 1=9 \\
& 9 \mathrm{R}_{\mathrm{B}}=\mathrm{R}_{\mathrm{A}}+\mathrm{R}_{\mathrm{B}} \mathrm{R}_{\mathrm{A}}=8 \mathrm{R}_{\mathrm{B}}=8 \times 1.5 \mathrm{~K} \Omega=12 \mathrm{~K} \Omega
\end{aligned}
\]

Oscilloscope Waveforms (Actual results may be off by \(\pm 20 \%\).)


\section*{Variable Frequency Pulse Generator:}
\(20 \mathrm{KHz}: \quad 10^{-3} / 20=0.05 \times 10^{-3}=50 \mu \mathrm{~s}\)
\(100 \mathrm{KHz}: 10^{-3} / 100=10^{-5}=10 \mu \mathrm{~s}\)
\(\mathrm{t}_{\mathrm{H}}=49 \mu \mathrm{~s}:\left(\mathrm{R}_{\mathrm{A}}+\mathrm{R}_{\mathrm{P}}+\mathrm{R}_{\mathrm{B}}\right) / \mathrm{R}_{\mathrm{B}}=49 / 1=49\)
\(R_{P}=48 \mathrm{R}_{\mathrm{B}}-\mathrm{R}_{\mathrm{A}}=48 \times 1.5-11=60 \mathrm{~K} \Omega\)

\subsection*{11.15 Control of Register}


\section*{Checking the Circuit:}
\begin{tabular}{ccc} 
& Carry & \\
Initial & \(\frac{\text { Register }}{0}\) & 000 \\
+0110 & 0 & 0110 \\
+1110 & 1 & 0100 \\
+1101 & 1 & 0001 \\
+0101 & 0 & 0110 \\
+0011 & 0 & 1001 \\
\hline
\end{tabular}

\section*{Circuit Operation:}
\begin{tabular}{|c|c|c|c|}
\hline Address & Carry & RAM & \\
\hline 0 & 0 & \(\overline{0110}\) & RAM Value \\
\hline 1 & 0 & 0110 & RAM + Register \\
\hline 2 & 0 & 0011 & Shfit Register \\
\hline 3 & & 1110 & RAM Value \\
\hline 4 & 1 & 0001 & RAM + Register \\
\hline 5 & 1 & 1000 & SHIFT \\
\hline 6 & & 1101 & RAM Value \\
\hline 7 & 1 & 0101 & RAM + Register \\
\hline 8 & 1 & 1010 & SHIFT \\
\hline 9 & & 0101 & RAM Value \\
\hline 10 & 0 & 1111 & RAM + Register \\
\hline 11 & 0 & 0111 & SHIFT \\
\hline 12 & & 0011 & RAM Value \\
\hline 13 & 0 & 1010 & RAM + REgiser \\
\hline 14 & 0 & 0101 & SHIFT \\
\hline
\end{tabular}

\subsection*{11.17 Multiplication Example ) \(11 \times 15=165\) )}

Multiplicand B=1111
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow{4}{*}{Initial:
\[
\mathrm{T}_{2}=1
\]} & \multirow{4}{*}{\begin{tabular}{l}
\[
\mathrm{T}_{1}=1
\] \\
Add B; P <= P+1
\end{tabular}} & C & A & Q & \(P\) \\
\hline & & 0 & 0000 & 1011 & 0000 \\
\hline & & & 1111 & & \\
\hline & & 0 & 1111 & 1011 & 0001 \\
\hline \(\mathrm{T}_{3}=1\) & Shift CAQ & 0 & 0111 & 1101 & 0001 \\
\hline \(\mathrm{T}_{2}=1\) & Add B; P < \(\mathrm{P}+1\) & & 1111 & & \\
\hline & & 1 & 0110 & 1101 & 0010 \\
\hline \(\mathrm{T}_{3}=1\) & Shift CAQ & 0 & 1011 & 0110 & 0010 \\
\hline \(\mathrm{T}_{2}=1\) & \(\mathrm{P}<=\mathrm{P}+1\) & 0 & 1011 & 0110 & 0011 \\
\hline \(\mathrm{T}_{3}=1\) & Shift CAQ & 0 & 0101 & 1011 & 0011 \\
\hline \(\mathrm{T}_{2}=1\) & Add B; P < P +1 & & 1111 & & \\
\hline & & 1 & 0100 & 1011 & 0100 \\
\hline \(\mathrm{T}_{3}=1\) & Shift CAQ & 0 & 1010 & 0101 & 0100 \\
\hline \(\mathrm{T}_{0}=1\) & (Because \(\mathrm{P}_{\mathrm{C}}=1\) ) & & 1010 & 0101 & \(=\mathrm{Pro}\) \\
\hline
\end{tabular}

\section*{Data Processor Design}
\begin{tabular}{ccccc}
\begin{tabular}{c} 
Load Q Q \\
\(\mathrm{T}_{1}\)
\end{tabular} & \begin{tabular}{c} 
Load A \\
\(\mathrm{T}_{2} \mathrm{Q}_{1}\)
\end{tabular} & \begin{tabular}{c} 
Shift AQ \\
\(\mathrm{T}_{3}\)
\end{tabular} & \begin{tabular}{c} 
Register Q \\
\(\mathrm{S}_{1} \mathrm{~S}_{0}\)
\end{tabular} & \begin{tabular}{c} 
Register A \\
\(\mathrm{S}_{1} \mathrm{~S}_{0}\)
\end{tabular} \\
\hline 0 & 0 & 0 & 00 & 00 \\
1 & 0 & 0 & 11 & 00 \\
0 & 1 & 0 & 0 & 0 \\
0 & 0 & 1 & 0 & 1
\end{tabular}
\[
\begin{array}{ll}
S_{1}(Q)=T_{1} & S_{1}(A)=T_{2} Q_{1} \\
S_{4}(Q)=T_{1}+T_{3} & S_{0}(A)=T_{2} Q_{1}+T_{3}
\end{array}
\]


\section*{Design of Control: See Section 8.8.}

\section*{SOLUTIONS FOR SECTION 11.20}

\section*{Supplement to Experiment 2:}
(a)


Initially, with \(x y=00, w 1=w 2=1, w 3=w 4=0\) and \(F=0 . w 1\) should change to 010 ns after \(x y\) changes to 01 . \(w 4\) should change to 120 ns after xy changes to 01 . \(F\) should change from 0 to 130 ns after \(w 4\) changes from 0 to 1 , i.e., 50 ns after \(x y\) changes from 00 to 01 . w3 should remain unchanged because \(\mathrm{x}=0\) for the entire simulation.
(b)
`timescale \(1 \mathrm{~ns} / 1 \mathrm{ps}\)
module Prob_3_33 (output F, input x, y);
wire \(w 1, \mathrm{w} 2, \mathrm{w} 3, \mathrm{w} 4\);
and \#20 (w3, x, w1);
not \#10 ( \(\mathrm{w} 1, \mathrm{x}\) );
and \#20 (w4, y, w1);
not \#10 (w2, y);
or \#30 (F, w3, w4);

\section*{endmodule}
module t_Prob_3_33 ();
\(\boldsymbol{r e g} \mathrm{x}, \mathrm{y}\);
wire \(F\);
Prob_3_33 M0 (F, x, y);
initial \#200 \$finish;
initial fork
\(x=0\);
\(y=0\);
\#100 y = 1;
join
endmodule
(c) To simulate the circuit, it is assumed that the inputs \(x y=00\) have been applied sufficiently long for the circuit to be stable before \(x y=01\) is applied. The testbench sets \(x y=00\) at \(t=0 n s\), and \(x y=1\) at \(t=\) 100 ns. The simulator assumes that \(\mathrm{xy}=00\) has been applied long enough for the circuit to be in a stable state at \(\mathrm{t}=0 \mathrm{~ns}\), and shows \(\mathrm{F}=0\) as the value of the output at \(\mathrm{t}=0\). The waveforms show the response to \(\mathrm{xy}=01\) applied at \(\mathrm{t}=100 \mathrm{~ns}\).


\section*{Supplement to Experiment 4:}
(a)
```

// Gate-level description of circuit in Fig. 4-2
module Circuit_of_Fig_4_2(
output F1, F2,
input A, B, C);
wire T1, T2, T3, F2_not, E1, E2, E3;
orG1 (T1, A, B, C);
and G2(T2, A, B, C);
and G3 (E1, A, B);
and G4 (E2, A, C);
and G5 (E3, B, C);
orG6 (F2, E1, E2, E3);
not G7 (F2_not, F2);
and G8 (T3, T1, F2_not);
orG9 (F1, T2, T3);
endmodule
module t_Circuit_of_Fig_4_2;
reg [2: 0] D;
wire F1, F2;
parameter stop_time = 100;
Circuit_of_Fig_4_2 M1 (F1, F2, D[2], D[1], D[0]);
initial \# stop_time \$finish;
initial begin // Stimulus generator
D = 3'b000;
repeat (7)
\#10 D = D + 1'b1;
end
initial begin
\$display ("A B C F1 F2");
\$monitor ("%b %b %b %b %b", D[2], D[1], D[0], F1, F2);
end
endmodule

```
/*
\begin{tabular}{lllll} 
A & B & C & F1 & F2 \\
0 & 0 & 0 & 0 & 0 \\
0 & 0 & 1 & 1 & 0 \\
0 & 1 & 0 & 1 & 0 \\
0 & 1 & 1 & 0 & 1 \\
1 & 0 & 0 & 1 & 0 \\
1 & 0 & 1 & 0 & 1 \\
1 & 1 & 0 & 0 & 1 \\
1 & 1 & 1 & 1 & 1
\end{tabular}
*/

The simulation results demonstrate the behavior of a full adder, with F1 = sum, and F2 - carry.


\section*{(b)}
// 3-INPUT MAJORITY DETECTOR CIRCUIT.
// Circuit implements \(\mathrm{F}=\mathrm{xy}+\mathrm{xz}+\mathrm{yz}\).
module Majority_Detector (output F, input \(x, y, z\) );
wire wl, w2, w3;
nand \(\mathrm{nl}(\mathrm{wl}, \mathrm{x}, \mathrm{y})\),
n2(w2, x, z),
n3(w3, y, z),
n4(F, wl, w2, w3) ;
endmodule
// Test bench
\(/ /\) Treating inputs to majority detector as a vector, reg [2:0]D; //D[2] = x, \(D[1]=y, D[0]=z\). wire F;
module t_Majority_Detector ();
wire F;
reg [2: 0] D;
wire \(\mathrm{x}=\mathrm{D}[2]\);
wire \(\mathrm{y}=\mathrm{D}[1]\);
wire \(z=D[0]\);

Majority_Detector M0 (F, x, y, z);
initial \#100 \$finish;
initial \$monitor (\$time,, "xyz = \%b F = \%b", D, F);
```

initial begin
D = 0;
repeat (7)
\#10 D = D + 1;
end
endmodule

```
Simulation results:
    \(0 x y z=000 F=0\)
    \(10 \mathrm{xyz}=001 \mathrm{~F}=0\)
    \(20 \mathrm{xyz}=010 \mathrm{~F}=0\)
    \(30 x y z=011 \mathrm{~F}=1\)
    \(40 \mathrm{xyz}=100 \mathrm{~F}=0\)
    \(50 \mathrm{xyz}=101 \mathrm{~F}=1\)
    \(60 \mathrm{xyz}=110 \mathrm{~F}=1\)
    \(70 x y z=111 F=1\)
Name

Supplement to Experiment 5: See the solution to Prob. 4.42.

\section*{Supplement to Experiment 7:}
(a)
//BEHAVIORAL DESCRIPTION OF 7483 4-BIT ADDER,
module Adder_7483 (
output S4, S3, S2, S1, C4,
input \(\mathrm{A} 4, \mathrm{~A} 3, \mathrm{~A} 2, \mathrm{~A} 1, \mathrm{~B} 4, \mathrm{~B} 3, \mathrm{~B} 2, \mathrm{~B} 1, \mathrm{C} 0, \mathrm{VCC}, \mathrm{GND}\)
);
// Note: connect VCC and GND to supply1 and supply0 in the test bench
wire [4: 1] sum;
wire [4: 1] \(A=\{A 4, A 3, A 2, A 1\}\);
wire [4: 1] \(B=\{B 4, B 3, B 2, B 1\}\);
assign S4 = sum[4];
assign S3 = sum[3];
assign S2 = sum[2];
assign S1 = sum[1];
assign \(\{C 4\), sum \(\}=A+B+C 0\);
endmodule
```

module t_Adder_7483 ();
wire S4, S3, S2, S1, C4;
wire A4, A3, A2, A1, B4, B3, B2, B1;
reg C0;
supply1 VCC;
supply0 GND;
reg [4:1] A, B;
assign $A 4=A[4] ;$
assign A3 = A[3];
assign $\mathrm{A} 2=\mathrm{A}[2]$;
assign $A 1=A[1] ;$
assign $\mathrm{B} 4=\mathrm{B}[4]$;
assign $B 3=B[3]$;
assign $\mathrm{B} 2=\mathrm{B}[2]$;
assign $B 1=B[1] ;$
Adder_7483 M0 (S4, S3, S2, S1, C4, A4, A3, A2, A1, B4, B3, B2, B1, C0, VCC, GND);
initial \#2600 \$finish;
initial begin
$A=0 ; B=0 ; C 0=0 ;$
repeat (256) $\# 5\{A, B\}=\{A, B\}+1$;
A = 0; B = 0; C0 = 1;
repeat (256) $\# 5\{A, B\}=\{A, B\}+1$;
end
endmodule

```

\section*{(b)}
module Supp_11_17b (output [4: 1] S, output carry, input [4: 1] A, B, input M, VCC, GND);
    wire B4, B3, B2, B1;
    xor (B4, M, B[4]);
    xor (B3, M, B[3]);
    xor (B2, M, B[2]);
    xor (B1, M, B[1]);
    Adder_7483 M0 (S[4], S[3], S[2], S[1], carry, A[4], A[3], A[2], A[1], B4, B3, B2, B1, M, VCC, GND);
endmodule
module Adder_7483 (
    output S4, S3, S2, S1, C4,
    input A4, A3, A2, A1, B4, B3, B2, B1, C0, VCC, GND
);
// Note: connect VCC and GND to supply1 and supply0 in the test bench
    wire [4: 1] sum;
    wire [4: 1] \(A=\{A 4, A 3, A 2, A 1\}\);
    wire [4: 1] \(B=\{B 4, B 3, B 2, B 1\}\);
    assign S4 = sum[4];
    assign S3 = sum[3];
    assign \(\mathrm{S} 2=\) sum[2];
    assign S1 = sum[1];
    assign \(\{C 4\), sum \(\}=A+B+C 0\);
endmodule
```

module t_Supp_11_17b ();
wire [4: 1] S;
wire carry;
reg C0;
reg [4: 1] A, B;
reg M ;
supply1 VCC;
supply0 GND;

```
    Supp_11_17b M0 (S, carry, A, B, M, VCC, GND);
    initial \#2600 \$finish;
    initial begin
    \(A=0 ; B=0 ; M=0 ;\)
    repeat (256) \(\# 5\{\mathrm{~A}, \mathrm{~B}\}=\{\mathrm{A}, \mathrm{B}\}+1\);
    \(A=0 ; B=0 ; M=1\);
    repeat (256) \(\# 5\{A, B\}=\{A, B\}+1\);
    end
endmodule
(c), (d)
module supp_11_7c (output \(S 3, S 2, S 1, S 0, C, V\), input \(A 3, A 2, A 1, A 0, B 3, B 2, B 1, B 0, M\) );
    wire [3: 0] Sum, B;
    assign S3 = Sum[3];
    assign S2 = Sum[2];
    assign S1 = Sum[1];
    assign S0 = Sum[0];
    wire [3:0] \(A=\{A 3, A 2, A 1, A 0\}\);
    \(\operatorname{xor}(B[3], B 3, M)\);
    \(\operatorname{xor}(\mathrm{B}[2], B 2, \mathrm{M})\);
    \(\operatorname{xor}(\mathrm{B}[1], \mathrm{B} 1, \mathrm{M})\);
    \(\operatorname{xor}(\mathrm{B}[0], \mathrm{BO}, \mathrm{M})\);
    xor (V, C, C3);
    ripple_carry_4_bit_adder M0 (Sum, C, C3, A, B, M);
endmodule
module t_supp_11_7c ();
    wire S3, S2, S1, S0, C, V;
    \(\operatorname{reg} A 3, A 2, A 1, A 0, B 3, B 2, B 1, B 0, M\);
    wire [3: 0] sum = \{S3, S2, S1, S0\};
    wire [3: 0] \(A=\{A 3, A 2, A 1, A 0\} ;\)
    wire [3: 0 ] \(B=\{B 3, B 2, B 1, B 0\}\);
    supp_11_7c M0 (S3, S2, S1, S0, C, V, A3, A2, A1, A0, B3, B2, B1, B0, M);
    initial \#2600 \$finish;
    initial begin
        \(\{A 3, A 2, A 1, A 0, B 3, B 2, B 1, B 0\}=0 ; M=0\);
        repeat (256) \(\# 5\{A 3, A 2, A 1, A 0, B 3, B 2, B 1, B 0\}=\{A 3, A 2, A 1, A 0, B 3, B 2, B 1, B 0\}+1\);
        \(\{A 3, A 2, A 1, A 0, B 3, B 2, B 1, B 0\}=0 ; M=1\);
        repeat (256) \(\# 5\{A 3, A 2, A 1, A 0, B 3, B 2, B 1, B 0\}=\{A 3, A 2, A 1, A 0, B 3, B 2, B 1, B 0\}+1\);
    end
endmodule
```

module half_adder (output S, C, input x, y); // Verilog 2001, 2005 syntax
// Instantiate primitive gates
xor (S, x, y);
and (C, x, y);
endmodule
module full_adder (output S, C, input x, y, z);
wire S1, C1, C2;
// Instantiate half adders
half_adder HA1 (S1, C1, x, y);
half_adder HA2 (S, C2, S1, z);
or G1 (C, C2, C1);
endmodule
// Modify for C3 output
module ripple_carry_4_bit_adder (output [3: 0] Sum, output C4, C3, input [3:0] A, B, input C0);
wire C1, C2; // Intermediate carries
// Instantiate chain of full adders
full_adder FAO (Sum[0], C1, A[0], B[0], C0),
FA1 (Sum[1], C2, A[1], B[1], C1),
FA2 (Sum[2], C3, A[2], B[2], C2),
FA3 (Sum[3], C4, A[3], B[3], C3);
endmodule

```

Addition:


\section*{Subtraction:}


\section*{Supplement to Experiment 8:}
(a)
module Flip_flop_7474 (output reg Q, input D, CLK, preset, clear); always @ (posedge CLK, negedge preset, negedge clear)
if (!preset) \(\quad \mathrm{Q}<=1\) 'b1;
else if (!clear) \(\quad \mathrm{Q}<=1\) 'bo;
else \(\quad \mathrm{Q}<=\mathrm{D}\);
endmodule
module t_Flip_flop_7474 ();
wire Q ;
reg D, CLK, preset, clear;
Flip_flop_7474 M0 (Q, D, CLK, preset, clear);
initial \#150 \$finish;
initial begin CLK \(=0\); forever \#5 CLK \(=\sim\) CLK; end
initial fork
preset \(=0\); clear \(=0\);
\#20 preset = 1;
\#40 clear = 1;
join
initial begin \(D=0 ; \# 60\) forever \#20 \(D=\sim D\); end
endmodule

(b)
//Solution to supplement Experiment 8(b)
//Behavioral description of a 7474 D flip-flop with Q_not
module Flip_Flop_7474_with_Q_not (output reg Q, Q_not, input D, CLK, Preset, Clear);
always @ (posedge CLK, negedge Preset, negedge Clear)
I* case (\{Preset, Clear\})
2'b00: begin \(\mathrm{Q}<=1\); Q_not \(<=1\); end
2'b01: begin \(\mathrm{Q}<=1\); Q _not \(<=0\); end
2'b10: begin \(\mathrm{Q}<=0\); Q not \(<=1\); end
2'b11: begin \(\mathrm{Q}<=\mathrm{D}\); Q_not <= ~D; end
// NOTE: Q_not <= ~Q will produce a pipeline effect and delay Q_not by one clock endcase*।
if (Preset \(==0)\) begin \(\mathrm{Q}<=1\); if \((\) Clear \(==0) \mathrm{Q}\) not \(<=1\); else \(\mathrm{Q} \_\)not \(<=0\); end
else if (Clear \(==0\) ) begin \(\mathrm{Q}<=0\); Q _not \(<=1\); end
```

else begin Q <= D; Q_not <= ~D; end

```
endmodule
// Note: this model will not work if Preset and Clear are // both brought low and then high again. // A case statement for both Q and Q _not is also OK.
module t_Flip_Flop_7474_with_Q_not ();
wire Q, Q_not;
reg D, CLK, Preset, Clear;
Flip_Flop_7474_with_Q_not M0 (Q, Q_not, D, CLK, Preset, Clear);
initial \#250 \$finish;
initial begin CLK \(=0\); forever \#5 CLK \(=\sim\) CLK; end
initial fork
Preset = 1; Clear \(=1\);
\#50 Preset \(=0\);
\#80 Clear =


\section*{Supplement to Experiment \#9:}
(a)
module Figure_11_9a (output reg y, input \(x\), clock, reset_b);
reg [1: 0] state, next_state;
parameter S0 = 2'b00, S1 = 2'b01, S2 = 2'b10, S3 = 2'b11;
always @ (posedge clock, negedge reset_b) if (reset_b == 0) state <= S0; else state <= next_state;
always @ (state, x) begin
\(y=0\);
case (state)
S0:if ( \(x\) ) begin next_state \(=S 0 ; y=1\); end else begin next_state \(=S 1 ; y=0\); end S1:if \((x)\) begin next_state \(=S 3 ; y=0\); end else begin next_state \(=S 2 ; y=1\); end S2:if (x) begin next_state = S1; \(y=0\); end else begin next_state \(=S 0 ; y=1\); end S3:if \((x)\) begin next_state \(=S 2 ; y=1\); end else begin next_state \(=S 3 ; y=0\); end endcase
end
endmodule
module t_Figure_11_9a ();
wire \(y\);
reg x , clock, reset_b;
Figure_11_9a M0 (y, x, clock, reset_b);
initial \#200 \$finish;
initial begin clock \(=0\); forever \#5 clock \(=\sim\) clock; end
```

initial fork
reset_b $=0$;
$x=0 ; \quad / / \mathrm{S} 0 . \mathrm{S} 1, \mathrm{~S} 2$ after release of reset_b
\#10 reset_b = 1;
\#40 x = 1; $\quad / /$ Stay in S0
\#60 x= 0; // S1, S2
\#80 x = 1; // s1, S3,
\#100 x = 0;// S3
\#130 x = 1; // S2, S1, S3 cycle
join
endmodule

```

(b) The solution depends on the particular design.
(c, d)
Note: The HDL description of the state diagram produces outputs T0, T1, and T2. Additional logic must form the signals that control the datapath unit (Load_regs, Incr_P, Add_regs, and Shift_regs). An alternative controller that generates the control signals, rather than the states, as the outputs is given below too. It produces identical simulation results.
```

module Supp_11_9cd \# (parameter dp_width = 5)
(
l}\begin{array}{l}{\mathrm{ output [2*dp_width-1: 0] }}<br>{\mathrm{ output Product,}}<br>{\mathrm{ Ready,}}
input [dp_width-1: 0] Multiplicand, Multiplier,
input Start, clock, reset_b
);
wire Load_regs, Incr_P, Add_regs, Shift_regs, Done, Q0;
Controller MO (
Ready, Load_regs, Incr_P, Add_regs, Shift_regs, Start, Done, Q0,
clock, reset_b
);

```

Datapath M1(Product, Q0, Done, Multiplicand, Multiplier,
    Start, Load_regs, Incr_P, Add_regs, Shift_regs, clock, reset_b);
endmodule
/* // This alternative controller directly produces the signals needed to control the datapath.
module Controller (
    output Ready,
    output reg Load_regs, Incr_P, Add_regs, Shift_regs,
    input Start, Done, Q0, clock, reset_b
);
\begin{tabular}{llll} 
parameter & S_idle \(=\) & \(3 ' b 001, \quad\) /l one-hot code \\
& S_add \(=\) & \(3 ' b 010\), & \\
& S_shift \(=\) & \(3 ' b 100 ;\)
\end{tabular}
```

reg [2: 0] state, next_state; // sized for one-hot
assign Ready $=($ state $==$ S_idle $)$;
always @ (posedge clock, negedge reset_b)
if ( $\sim$ reset_b) state <= S_idle; else state <= next_state;
always @ (state, Start, Q0, Done) begin
next_state = S_idle;
Load_regs $=0$;
Incr_P = 0;
Add_regs $=0$;
Shift_regs = 0;
case (state)
S_idle: if (Start) begin next_state = S_add; Load_regs = 1 ; end
S_add: begin next_state = S_shift; Incr_P = 1; if (Q0) Add_regs = 1; end
S_shift: begin Shift_regs = 1;
if (Done) next_state = S_idle;
else next_state = S_add;
end
default: next_state = S_idle;
endcase
end
endmodule
*I

```
// This controller has an embedded unit to generate T0, T1, and T2 and additional logic to form // // the signals needed to control the datapath.
module Controller (
    output Ready, Load_regs, Incr_P, Add_regs, Shift_regs,
    input Start, Done, Q0, clock, reset_b
);

State_Generator M0 (T0, T1, T2, Start, Done, Q0, clock, reset_b);
assign Ready = T0;
assign Load_regs = T0 \&\& Start;
assign Incr_ \(\overline{\mathrm{P}}=\mathrm{T} 1\);
assign Add_regs = T1 \&\& Q0;
assign Shift_regs = T2;
endmodule
module State_Generator (output T0,T1, T2, input Start, Done, Q0, clock, reset_b);
    parameter - S_idle = 3'b001, \(/ /\) one-hot code
                        S_add = 3'b010,
                        S_shift = 3'b100;
reg [2: 0] state, next_state; // sized for one-hot
assign T0 = (state \(==\) S_idle);
assign T1 = (state == S_add);
assign T2 \(=\) (state \(==\) S_shift);
always @ (posedge clock, negedge reset_b)
    if ( \(\sim\) reset_b) state <= S_idle; else state <= next_state;
```

    always @ (state, Start, Q0, Done) begin
    next_state = S_idle;
    case (state)
        S_idle: if (Start) next_state = S_add;
        S_add: next_state = S_shift;
        S_shift: if (Done) next_state = S_idle; else next_state = S_add;
        default: next_state = S_idle;
    endcase
    end
    endmodule
module Datapath \#(parameter dp_width = 5, BC_size = 3)(
output [2*dp_width - 1: 0] Product, output Q0, output Done,
input [dp_width - 1: 0] Multiplicand, Multiplier,
input Start, Load_regs, Incr_P, Add_regs, Shift_regs, clock, reset_b
);
// Default configuration: 5-bit datapath
reg [dp_width - 1: 0] A, B, Q; // Sized for datapath
reg
reg
[BC size - 1: 0]
P; // Bit counter
assign Q0 = Q[0];
assign Done = ( }\textrm{P}==\mathrm{ dp_width ); // Multiplier is exhausted
assign Product = {C, A, Q};
always @ (posedge clock, negedge reset_b)
if (reset_b == 0) begin // Added to this solution, but
P<= 0; // not really necessary since Load_regs
B <= 0; // initializes the datapath
C <= 0;
A <= 0;
Q <= 0;
end
else begin
if (Load_regs) begin
P <= 0;
A <= 0;
C <= 0;
B <= Multiplicand;
Q <= Multiplier;
end
if (Add_regs) {C, A} <= A + B;
if (Shift_regs) {C,A,Q} <= {C,A,Q} >> 1;
if (Incr_P) P <= P+1 ;
end
endmodule
module t_Supp_11_9cd;
parameter dp_width = 5; // Width of datapath
wire [2 * dp_width - 1: 0]
wire
reg [dp_width-1:0] Multiplicand, Multiplier;
reg Start, clock, reset_b;
integer Exp_Value;
reg
Product;
Ready;
Error;

```

\section*{Product;}

Ready; Start, clock, reset_b; Error;

Supp_11_9cd M0(Product, Ready, Multiplicand, Multiplier, Start, clock, reset_b);
initial \#115000 \$finish;
initial begin clock \(=0 ; \# 5\) forever \#5 clock \(=\sim\) clock; end
```

initial fork
reset_b = 1;
\#2 reset_b = 0;
\#3 reset_b = 1;
join
always @ (negedge Start) begin
Exp_Value = Multiplier * Multiplicand;
//Ex\overline{p}_Value = Multiplier * Multiplicand +1; // Inject error to confirm detection
end
always @ (posedge Ready) begin
\# 1 Error <= (Exp_Value ^ Product) ;
end
initial begin
\#5 Multiplicand = 0;
Multiplier = 0;
repeat (32) \#10 begin
Start = 1;
\#10 Start = 0;
repeat (32) begin
Start = 1;
\#10 Start = 0;
\#100 Multiplicand = Multiplicand + 1;
end
Multiplier = Multiplier + 1;
end
end
endmodule

```


\section*{Supplement to Experiment \#10:}
\begin{tabular}{|c|c|c|}
\hline \multicolumn{3}{|l|}{module Counter_74161 (} \\
\hline output & QD, QC, QB, QA, & // Data output \\
\hline output & COUT, & // Output carry \\
\hline input & D, C, B, A, & // Data input \\
\hline input & P, T, & // Active high to count \\
\hline & L, & // Active low to load \\
\hline & CK, & // Positive edge sensitive \\
\hline & CLR & // Active low to clear \\
\hline
\end{tabular}
reg [3: 0] A_count;
assign QD = A_count[3];
assign QC = A_count[2];
assign \(\mathrm{QB}=\mathrm{A}\) _count[1];
assign QA = A_count[0];
assign COUT \(=\left((P==1) \& \&(T==1) \& \&(L==1) \& \&\left(A \_c o u n t==4 ' b 1111\right)\right) ;\)
always @ (posedge CK, negedge CLR)
if (CLR == 0) A_count \(<=4\) 'b0000;
else if \((L==0) \quad\) A_count \(<=\{D, C, B, A\}\);
else if ((P == 1) \&\& (T == 1)) A_count <= A_count + 1'b1;
else A_count <= A_count; // redundant statement
endmodule
module t_Counter_74161 ();
wire - QD, QC, QB, QA;
wire [3: 0] Data_outputs = \(\{\mathrm{QD}, \mathrm{QC}, \mathrm{QB}, \mathrm{QA}\}\);
wire Carry_out; // Output carry
reg [3:0] Data_inputs; // Data input
reg Count, // Active high to count
Load, // Active low to load
Clock, // Positive edge sensitive
Clear; // Active low to clear

Counter_74161 M0 (QD, QC, QB, QA, Carry_out,
Data_inputs[3], Data_inputs[2], Data_inputs[1], Data_inputs[0], Count, Count, Load, Clock, Clear);
initial \#200 \$finish;
initial begin Clock = 0; forever \#5 Clock = ~Clock; end
initial fork
Clear = 0;
Load =1;
Count \(=0\);
\#20 Clear = 1;
\#40 Load = 0;
\#50 Load = 1;
\#80 Count = 1;
\#180 Count = 0;
Data_inputs = 4'ha; // 10
join
endmodule


\section*{Supplement to Experiment \#11.}
(a)
// Note: J and K_bar are assumed to be connected together.
module SReg_74195 (
output reg QA, QB, QC, QD,
output QD_bar,
input A, B, C, D, SH_LD, J, K_bar, CLR_bar, CK
);
assign QD_bar = ~QD;
always @ (posedge CK, negedge CLR_bar)
if (!CLR_bar) \{QA, QB, QC, QD\} <= 4'bO;
else if (!SH_LD) \(\{Q A, Q B, Q C, Q D\}<=\{A, B, C, D\}\);
else case ( \(\left\{\mathrm{J}, \mathrm{K} \_\right.\)bar \(\}\))
2'b00: \(\{\mathrm{QA}, \mathrm{QB}, \mathrm{QC}, \mathrm{QD}\}<=\{1 ' b 0, \mathrm{QA}, \mathrm{QB}, \mathrm{QC}\} ;\)
2'b11: \(\{\mathrm{QA}, \mathrm{QB}, \mathrm{QC}, \mathrm{QD}\}<=\{1 \mathrm{~b} 1, \mathrm{QA}, \mathrm{QB}, \mathrm{QC}\} ;\)
2'b01: \(\{\mathrm{QA}, \mathrm{QB}, \mathrm{QC}, \mathrm{QD}\}<=\{\mathrm{QA}, \mathrm{QA}, \mathrm{QB}, \mathrm{QC}\} ; / /\) unused
2'b10: \(\{\mathrm{QA}, \mathrm{QB}, \mathrm{QC}, \mathrm{QD}\}<=\{\sim \mathrm{QA}, \mathrm{QA}, \mathrm{QB}, \mathrm{QC}\}\); // unused
endcase
endmodule
module t_SReg_74195 ();
wire QA, QB, QC, QD;
wire QD_bar;
reg A, B, C, D, SH_LD, CLR_bar, CK;
reg Serial_Input;
wire J = Serial_Input;
wire K_bar = Serial_Input;
wire [3: 0] Data_inputs = \{A, B, C, D\};
wire [3: 0] Data_outputs = \(\{\mathrm{QA}, \mathrm{QB}, \mathrm{QC}, \mathrm{QD}\}\);
SReg_74195 M0 (QA, QB, QC, QD, QD_bar, A, B, C, D, SH_LD, J, K_bar, CLR_bar, CK);
initial \#200 \$finish;
initial begin \(\mathrm{CK}=0\); forever \(\# 5 \mathrm{CK}=\sim \mathrm{CK}\); end
initial fork
\(\{A, B, C, D\}=4 ' h a ;\)
CLR_bar = 0;
Serial_Input \(=0\);
SH_LD = 0;
\#30 CLR_bar = 1;
\#60 SH_LD = 1;
\#120 Sērial_Input = 1;
join
endmodule

```

(b)
module Mux_74157 (
output reg Y1, Y2, Y3, Y4,
input A1, A2, A3, A4, B1, B2, B3, B4, SEL, STB
);
wire [4: 1] In_A = {A1, A2, A3, A4};
wire [4: 1] In_B = {B1, B2, B3, B4};
always @ (In_A, In_B, SEL, STB)
if (STB) {Y1, Y2, Y3, Y4} = 4'b0;
else if (SEL) {Y1, Y2, Y3, Y4} = In_B;
else {Y1, Y2, Y3, Y4} = In_A;
endmodule
module t_Mux_74157 ();
wire Y1, Y2, Y3, Y4;
reg A1, A2, A3, A4, B1, B2, B3, B4, SEL, STB;
wire [4: 1] In_A = {A1, A2, A3, A4};
wire [4: 1] In_B = {B1, B2, B3, B4};
wire [4: 1] Y = {Y1, Y2, Y3, Y4};
Mux_74157 M0 (Y1, Y2, Y3, Y4, A1, A2, A3, A4, B1, B2, B3, B4, SEL, STB);
initial \#200 \$finish;
initial fork
{A1,A2,A3,A4} = 4'ha;
{B1,B2, B3, B4} = 4'nb;
STB = 1;
SEL = 1;
\#50 STB = 0;
\#100 SEL = 0;
\#150 STB = 1;
join
endmodule

```

(c)
module Bi_Dir_Shift_Reg (output [1: 4] D_out, input [1: 4] D_in, input SEL, STB, SH_LD, clock, CLR_bar);
wire \(\quad\) QD_bar;
wire [1: 4] \(Y\);
SReg_74195 M0 (D_out[1], D_out[2], D_out[3], D_out[4], QD_bar, Y[1], Y[2], Y[3], Y[4],
SH_LD, D_out[4], D_out[4], C̄LR_bar, c-cock
);
```

    Mux_74157 M1 (Y[1], Y[2], Y[3], Y[4], D_in[1], D_in[2], D_in[3], D_in[4],
    D_out[2], D_out[3], D_out[4], D_out[1], SEL, STB
    );
endmodule
module SReg_74195(
output reg QA, QB, QC, QD,
output QD_bar,
input A, B, C, D, SH_LD, J, K_bar, CLR_bar, CK
);
assign QD_bar = ~QD;
always @ (posedge CK, negedge CLR_bar)
if (!CLR_bar) {QA, QB, QC, QD} <= 4'bO;
else if (!SH_LD) {QA,QB,QC,QD} <= {A,B,C,D};
else case ({J, K_bar})
2'b00: {QA,QB, QC,QD} <= {1'b0,QA,QB,QC};
2'b11: {QA,QB, QC,QD} <= {1'b1,QA,QB,QC};
2'b01: {QA, QB, QC, QD} <= {QA,QA,QB,QC}; // unused
2'b10: {QA, QB, QC, QD} <= {~QA,QA, QB,QC};// unused
endcase
endmodule
module Mux_74157(
output reg \
input A1, A2, A3, A4, B1, B2, B3, B4, SEL, STB
);
wire [4: 1] In_A = {A1, A2, A3, A4};
wire [4: 1] In_B = {B1, B2, B3, B4};
always @ (In_A, In_B, SEL, STB)
if (STB) {Y1, Y2, Y3, Y4} = 4'b0;
else if (SEL) {Y1, Y2, Y3, Y4} = In_B; // SEL = 1
else {Y1, Y2, Y3, Y4} = In_A; // SEL = 0
endmodule
module t_Bi_Dir_Shift_Reg ();
wire [1: 4] D_out;
reg [1: 4] D_in;
reg SEL, STB, SH_LD, clock, CLR_bar;
Bi_Dir_Shift_Reg MO (D_out, D_in, SEL, STB, SH_LD, clock, CLR_bar);
initial \#200 \$finish;
initial begin clock = 0; forever \#5 clock = ~clock; end
initial fork
D_in = 4'h8; // Data for walking 1 to right
CLR_bar = 0;
STB = 0;
SEL = 0; // Selects D_in
SH_LD = 0; // load D_in
\#10 CLR_bar = 1;
\#20 STB= 1;
\#40 STB = 0;
\#30 SH_LD = 1;
\#50 SH_LD = 0; // Interrupt count to load
\#60 SH_LD = 1;
\#80 SEL = 1;
\#100 STB = 1;
\#130 STB = 0;
\#140 SH_LD = 0;
//\#150 SH_LD = 1;
join
endmodule

```


The behavioral model is listed below. The two models have matching simulation results.

module Bi_Dir_Shift_Reg_beh (output reg [1: 4] D_out, input [1: 4] D_in, input SEL, STB, SH_LD, clock, CLR_bar);
always @ (posedge clock, negedge CLR_bar)
if (!CLR_bar) D_out <= 4'bO;
else if (SH_LD ) D_out <= \{D_out[4], D_out[1], D_out[2], D_out[3]\};
else if (!STB) D_out <= SEL ? \(\left\{\right.\) D_out \(\left.^{2}: \overline{-} 4\right], D_{1}\) out \(\left.[1]\right\}\) : D_in;
else D_out <= 4'b0;
endmodule
module t_Bi_Dir_Shift_Reg_beh ();
wire [1: 4] D_out;
reg [1: 4] D_in;
reg SEL, STB, SH_LD, clock, CLR_bar;
Bi_Dir_Shift_Reg_beh M0 (D_out, D_in, SEL, STB, SH_LD, clock, CLR_bar);
initial \#200 \$finish;
```

initial begin clock $=0$; forever \#5 clock $=\sim$ clock; end
initial fork
D_in = 4'h8; $\quad / /$ Data for walking 1 to right
CLR_bar = 0;
STB $=0$;
SEL = 0; $\quad / /$ Selects $D$ in
SH_LD = 0; $/ /$ load D_in
\#10-CLR_bar = 1;
\#20 STB = 1;
\#40 STB $=0$;
\#30 SH_LD = 1;
\#50 SH_LD = 0; // Interrupt count to load
\#60 SH_LD = 1;
\#80 SEL = 1;
\#100 STB = 1;
\#130 STB = 0;
\#140 SH_LD $=0$;
//\#150 SH_LD = 1;
join
endmodule

```

\section*{Supplement to Experiment \#13.}
module RAM_74189 (output S4, S3, S2, S1, input D4, D3, D2, D1, A3, A2, A1, A0, CS, WE);
// Note: active-low CS and WE
```

wire [3: 0]
reg [3: 0]
wire [4: 1]
tri [4: 1]
assign S1 = Data[1];
assign S2 = Data[2];
assign S3 = Data[3];
assign S4 = Data[4];
always @ (Data_in, address, CS, WE) if (~CS \&\& ~WE) RAM[address] = Data_in;
assign Data = (~CS \&\& WE) ? ~RAM[address] : 4'bz;
endmodule
module t_RAM_74189 ();
reg [4: 1] Data_in;
reg [3: 0] address;
reg CS, WE;
wire S1, S2, S3, S4;
wire D1, D2, D3, D4;
wire A0, A1, A2, A3;
wire [4: 1] Data_out = {S4, S3, S2,S1};
assign D1 = Data_in [1];
assign D2 = Data_in [2];
assign D3 = Data_in [3];
assign D4 = Data_in [4];
assign A0 = address[0];
assign A1 = address[1];
assign A2 = address[2];
assign A3 = address[3];

```
    wire [3: 0] RAM_0 = MO.RAM[0];
    wire [3: 0] RAM_1 = M0.RAM[1];
    wire [3: 0] RAM_2 = M0.RAM[2];
    wire [3: 0] RAM_3 = MO.RAM[3];
    wire [3: 0] RAM_4 = M0.RAM[4];
```

wire [3: 0] RAM_5 = M0.RAM[5];
wire [3: 0] RAM_6 = M0.RAM[6];
wire [3: 0] RAM_7 = M0.RAM[7];
wire [3: 0] RAM_8 = M0.RAM[8];
wire [3: 0] RAM - 9 = MO.RAM[9];
wire [3: 0] RAM_10 = M0.RAM[10];
wire [3: 0] RAM_11 = M0.RAM[11];
wire [3: 0] RAM_12= M0.RAM[12];
wire [3: 0] RAM_13 = M0.RAM[13];
wire [3: 0] RAM_14 = M0.RAM[14];
wire [3: 0] RAM_15 = M0.RAM[15];
wire [4: 1] word = ~Data_out;
RAM_74189 M0 (S4, S3, S2, S1, D4, D3, D2, D1, A3, A2, A1, A0, CS, WE);
initial \#110 \$finish;
initial fork
WE = 1;
CS = 1;
address = 0;
Data_in = 3;
\#10 CS = 0;
\#15 WE = 0;
\#20 WE = 1;
\#25 address = 14;
\#25 Data_in = 1;
\#30 WE = 0;
\#35 WE = 1;
\#40 CS = 1;
\#50 address = 0;
\#60 CS = 0;
\#70 CS = 1;
\#80 address = 14;
\#90 CS = 0;
join
endmodule

```


Note: Data_out is the complement of the stored value

\section*{Supplement to Experiment \#14.}
```

module Bi_Dir_Shift_Reg_74194(
output reg QA, QB, QC, QD,
input A, B, C, D, SIR, SIL, s1, s0, CK, CLR
);
always @ (posedge CK, negedge CLR)
if (!CLR) {QA, QB, QC, QD} <= 4'b0;
else case ({s1, s0})
2'b00: {QA, QB, QC, QD} <= {QA, QB, QC, QD};
2'b01: {QA, QB, QC, QD} <= {SIR, QA, QB, QC};
2'b10: {QA, QB, QC, QD} <= {QB,QC,QD, SIL};
2'b11: {QA,QB,QC,QD} <= {A, B, C, D};
endcase
endmodule
module t_Bi_Dir_Shift_Reg_74194 ();
wire QA, QB, QC, QD;
reg A, B, C, D, SIR, SIL, s1, s0, clock, CLR;
Bi_Dir_Shift_Reg_74194 M0 (QA, QB, QC, QD, A, B, C, D, SIR, SIL, s1, s0, clock, CLR);
initial \#250 \$finish;
initial begin clock = 0; forever \#5 clock = ~clock; end

```

\section*{initial fork}

CLR = 0;
\(\{A, B, C, D\}=4 ' h f ;\)
s1 = 0;
s0 = 0;
SIL \(=0\);
SIR = 0;
\#10 CLR = 1;
\#30 begin \(s 1=1 ; s 0=1\); end // load
\#40 s1 = 0; // shift right
\#100 s1 = 1; // load
\#110 begin s1 = \(0 ; s 0=0\); end
\#140 s1 = 1; // shift left
\#160 s1 = 0; // pause
\#180 s1 = 1; // resume
join
endmodule


\section*{Supplement to Experiment \#16.}

The HDL behavioral descriptions of the components in the block diagram of Fig. 11.23 are described in the solutions of previous experiments, along with their test benches and simulations results: 74189 is described in Experiment 13(a); 74157 in Experiment 11(b); 74161 in Experiment 10; 7483 in Experiment 7(a); 74194 in Experiment 14; and 7474 in Experiment 8(a). The structural description of the parallel adder instantiates these components to show how they are interconnected (see the solution to the supplement for Experiment 17 for a similar procedure). A test bench and simulation results for the integrated unit are given below.
```

// LOAD condition for 74194: s1 = 1, s0 = 1
// SHIFT condition: s1 = 0, s0 = 1
// NO CHANGE condition: s1 = 0, s0 = 0
module Supp_11_16(
output [3: 0] accum_sum,
output carry,
input [3: 0] Data_in, Addr_in,
input SIR, SIL, CS, WE, s1, s0, count, Load, select, STB, clock, preset, clear, VCC, GND
);
wire B4 = Data_in[3]; // Data world to memory
wire B3 = Data_in[2];
wire B2 = Data_in[1];
wire B1 = Data_in[0];
wire S4, S3, S2, S1;
wire D4, D3, D2, D1;
wire S4b = ~S4;// Inverters
wire S3b = -S3;
wire S2b = ~S2;
wire S1b = ~S1;
wire D = Addr_in[3];// For parallel load of address counter
wire C = Addr_in[2];
wire B = Addr_in[1];
wire A = Addr_in[0];
wire Ocar, Y1, Y2, Y3, Y4, QA, QB, QC, QD, A3, A2, A1, A0;
assign accum_sum = {D4, D3, D2, D1};
Flip_flop_7474 M0 (Ocar, carry, clock, preset, clear);
Adder_7483 M1 (D4, D3, D2, D1, carry, S4b, S3b, S2b, S1b, QD, QC, QB, QA, Ocar, VCC, GND);
Mux_74157 M2 (Y4, Y3, Y2, Y1, QD, QC, QB, QA, B4, B3, B2, B1, select, STB);
Counter_74161 M3 (A3, A2, A1, A0, COUT, D, C, B, A, count, count, Load, clock, clear);
RAM_74189 M4 (S4, S3, S2, S1, Y4, Y3, Y2, Y1, A3, A2, A1, A0, CS, WE);
Reg_74194 M5 (QD, QC, QB, QA, D4, D3, D2, D1, Ocar, SIL, s1, s0, clock, clear);
endmodule
module t_Supp_11_16 ();
wire [3: 0] sum;
wire carry;
reg [3: 0] Data_in, Addr_in;
reg SIR, SIL, CS, WE, s1, s0, count, Load, select, STB, clock, preset, clear;
supply1 VCC;
supply0 GND;
wire [3: 0] RAM_0 = M0.M4.RAM[0];
wire [3: 0] RAM_1 = M0.M4.RAM[1];
wire [3: 0] RAM_2 = M0.M4.RAM[2];
wire [3: 0] RAM_3 = M0.M4.RAM[3];
wire [3: 0] RAM_4 = M0.M4.RAM[4];
wire [3: 0] RAM_5 = M0.M4.RAM[5];
wire [3: 0] RAM_6 = M0.M4.RAM[6];

```
```

wire [3: 0] RAM_7 = M0.M4.RAM[7];
wire [3: 0] RAM_8 = M0.M4.RAM[8];
wire [3: 0] RAM_9 = M0.M4.RAM[9];
wire [3: 0] RAM_10 = M0.M4.RAM[10];
wire [3: 0] RAM_11 = M0.M4.RAM[11];
wire [3: 0] RAM_12= M0.M4.RAM[12];
wire [3: 0] RAM_13 = M0.M4.RAM[13];
wire [3: 0] RAM_14 = M0.M4.RAM[14];
wire [3: 0] RAM_15 = M0.M4.RAM[15];
wire [4: 1] word = {M0.S4b, M0.S3b,M0.S2b, M0.S1b};
wire [4: 1] mux_out = { M0.Y4, M0.Y3, M0.Y2, M0.Y1};
wire [4: 1] Reg_Output = {M0.QD, M0.QC, M0.QB, M0.QA};
Supp_11_16 M0 (sum, carry, Data_in, Addr_in, SIR, SIL, CS, WE, s1, s0, count, Load,
select, STB, clock, preset, clear, VCC, GND);
integer k;
initial \#600 \$finish;
initial begin clock = 0; forever \#5 clock = ~clock; end
initial fork
\#10 begin preset = 1; clear = 0; s1 = 0; SO= 0; Load = 1; count = 0; CS = 1;WE = 1;STB=0; end
II initialize memory
\#10 begin k = 0; repeat (16) begin M0.M4.RAM[k] = 4'hf; k = k + 1; end end
\#20 begin Data_in = 4'hf; Addr_in = 0; select = 1; end
\#30 begin clear = 1; WE = 0; end
// load memory
\#40 begin
count = 1;
CS = 0;
begin
repeat (16) @ (negedge clock) Data_in = Data_in + 1;
count = 0;
@ (negedge clock) CS = 1;
end
end
\#200 count = 1; // Establish address
\#240 count = 0;
\#250 WE = 1;
\#260 CS = 0; // Read from memory
\#280 clear = 0;
\#290 clear = 1;
\#300 count = 1; // Establish address
\#340 begin s1 = 1; s0 = 1; count = 0; end
\#390 CS = 0;
\#400 clear = 0; // Clear the registers
\#410 clear = 1;
\#420 begin count = 1; CS = 0; end // Accumulate values
\#490 begin count = 0; CS = 1; end
join
endmodule
module Flip_flop_7474 (output reg Q, input D, CLK, preset, clear);
always @ (posedge CLK, negedge preset, negedge clear)
if (!preset)
Q <= 1'b1;
else if (!clear)
Q <= 1'b0;
else Q <= D;
endmodule

```
```

module Adder_7483 (
output S4, S3, S2, S1, C4,
input A4, A3, A2, A1, B4, B3, B2, B1, C0, VCC, GND
);
// Note: connect VCC and GND to supply1 and supply0 in the test bench
wire [4: 1] sum;
wire [4: 1] $\mathrm{A}=\{\mathrm{A} 4, \mathrm{~A} 3, \mathrm{~A} 2, \mathrm{~A} 1\}$;
wire [4: 1] $B=\{B 4, B 3, B 2, B 1\}$;
assign S4 = sum[4];
assign S3 = sum[3];
assign S2 = sum[2];
assign S1 = sum[1];
assign $\{C 4$, sum $\}=A+B+C 0$;
endmodule
module Mux_74157 (
output reg Y1, Y2, Y3, Y4,
input A1, A2, A3, A4, B1, B2, B3, B4, SEL, STB
);
wire [4: 1] In_A = \{A1, A2, A3, A4\};
wire [4: 1] In_B = \{B1, B2, B3, B4\};
always @ (In_A, In_B, SEL, STB)
if (STB) \{Y1, Y2, Y3, Y4\} = 4'b0;
else if (SEL) \{Y1, Y2, Y3, Y4\} = In_B;
else $\{Y 1, Y 2, Y 3, Y 4\}=I n \_A$;
endmodule
module Counter_74161 (
output QD, QC, QB, QA, // Data output
output COUT, // Output carry
input D, C, B, A, // Data input
input $\mathrm{P}, \mathrm{T}$, // Active high to count
L, // Active low to load
CK, // Positive edge sensitive
CLR // Active low to clear
);
reg [3: 0] A_count;
assign $\mathrm{QD}=\mathrm{A}$ _count[3];
assign QC = A_count[2];
assign QB = A_count[1];
assign $\mathrm{QA}=\mathrm{A}$ _count[0];
assign COUT $=\left((P==1) \& \&(T==1) \& \&(L==1) \& \&\left(A \_c o u n t==4 ' b 1111\right)\right) ;$

```
```

always @ (posedge CK, negedge CLR)
if (CLR == 0) A_count <= 4'b0000;
else if (L == 0) A_count <= {D,C,B,A};
else if ((P == 1) \&\& (T == 1)) A_count <= A_count + 1'b1;
else
A_count <= A_count; // redundant statement
endmodule
module RAM_74189 (output S4, S3, S2, S1, input D4, D3, D2, D1, A3, A2, A1, A0, CS, WE);
// Note: active-low CS and WE
wire [3: 0] address = {A3, A2, A1, A0};
reg [3: 0] RAM [0: 15]; // 16 x 4 memory
wire [4: 1] Data_in = { D4, D3, D2, D1}; // Input word
tri [4: 1] Data; // Output data word, three-state output
assign S1 = Data[1]; // Output bits
assign S2 = Data[2];
assign S3 = Data[3];
assign S4 = Data[4];
always @ (Data_in, address, CS, WE) if (~CS \&\& ~WE) RAM[address] = Data_in;
assign Data =(~CS \&\& WE) ? ~RAM[address] : 4'bz; // Note complement of data word
endmodule
module Reg_74194(
output reg QA, QB, QC, QD,
input A, B, C, D, SIR, SIL, s1, s0, CK, CLR
);
always @ (posedge CK, negedge CLR)
if (!CLR) {QA, QB, QC, QD} <= 4'bO;
else case ({s1, s0})
2'b00: {QA, QB, QC, QD} <= {QA, QB, QC, QD};
2'b01: {QA, QB,QC, QD} <= {SIR, QA, QB, QC};
2'b10: {QA, QB,QC,QD} <= {QB,QC,QD, SIL};
2'b11: {QA, QB, QC, QD} <= {A, B, C, D};
endcase
endmodule

```

Simulation results: initializing memory to 4'hf, then writing to memory. Note: the values of the inputs are ambiguous until the clear signal is asserted. Signals Ocar and carry are ambiguous because the output of memory is high-z until memory is read is read.




\section*{Supplement to Experiment \#17.}

The HDL behavioral descriptions of the components in the block diagram of Fig. 11.23 are described in the solutions of previous experiments, along with their test benches and simulations results: 74161 in Experiment 10; 7483 in Experiment 7(a); 74194 in Experiment 14; and 7474 in Experiment 8(a). The structural description of the parallel adder instantiates these components to show how they are interconnected (see the solution to the supplement for Experiment 17 for a similar procedure). A test bench and simulation results for the integrated unit are given below.
// Control unit is obtained by modifying the solution to Prob. 8.24.
// Datapath is implemented with a structural HDL model and IC components.
// LOAD condition for 74194: \(s 1=1, \mathrm{~s} 0=1\)
// SHIFT condition: \(\mathrm{s} 1=0, \mathrm{~s} 0=1\)
// NO CHANGE condition: \(s 1=0, \mathrm{~s} 0=0\)
```

module Supp_11_17_Par_Mult \# (parameter dp_width = 4)
(
output [2*dp_width-1: 0] Product,
output - Ready,
input [dp_width-1: 0] Multiplicand, Multiplier,
input Start, clock, reset_b, VCC, GND
);
wire Load_regs, Incr_P, Add_regs, Shift_regs, Done, Q0;
Controller M0 (
Ready, Load_regs, Incr_P, Add_regs, Shift_regs, Start, Done, Q0,
clock, reset_b);
Datapath M1(Product, Q0, Done, Multiplicand, Multiplier,
Start, Load_regs, Incr_P, Add_regs, Shift_regs, clock, reset_b, VCC, GND);
endmodule
module Controller (
output Ready,
output reg Load_regs, Incr_P, Add_regs, Shift_regs,
input Start, Done, Q0, clock, reset_b
);

```
parameter S_idle = 3'b001, // one-hot code
                    S_add = 3'b010,
                    S_shift = 3'b100;
reg [2: 0] state, next_state; // sized for one-hot
assign \(\quad\) Ready \(=\) (state \(==\) S_idle);
    always @ (posedge clock, negedge reset_b)
    if ( \(\sim\) reset_b) state <= S_idle; else state <= next_state;
    always @ (state, Start, Q0, Done) begin
    next_state = S_idle;
    Load_regs = 0;
    Incr_ \(\bar{P}=0\);
    Add_regs = 0;
    Shift_regs = 0;
    case (state)
        S_idle: if (Start) begin next_state = S_add; Load_regs = 1; end
        S_add: begin next_state = S_shift; Incr_P = 1; if (Q0) Add_regs = 1; end
        S_shift: begin
                        Shift_regs = 1;
                        if (Done) next_state = S_idle;
                            else next_state = S_add;
                    end
        default: next_state = S_idle;
    endcase
    end
endmodule
module Datapath \#(parameter dp_width = 4, BC_size = 3) (
    output [2*dp_width - 1: 0] Product, output Q0, output Done,
    input [dp_width - 1: 0] Multiplicand, Multiplier,
    input Start, Load_regs, Incr_P, Add_regs, Shift_regs, clock, clear, VCC, GND
);
```

wire C;
wire Cout, Sum3, Sum2, Sum1, Sum0, P3, P2, P1, P0, A3, A2, A1, A0;
wire Q3, Q2, Q1;
wire [dp_width -1: 0] A = {A3, A2, A1, A0};
wire [dp_width -1: 0] Q = {Q3, Q2, Q1, Q0};
assign Product = {C, A, Q};
wire [ BC_size -1: 0] P = {P3, P2, P1, P0};
// Registers must be controlled separately to execute add and shift operations correctly.
// LOAD condition for 74194: s1 = 1, s0 = 1
// SHIFT condition: $s 1=0, s 0=1$
// NO CHANGE condition: $s 1=0, s 0=0$

```
```

    wire B3 = Multiplicand[3]; // Data word to adder
    ```
    wire B3 = Multiplicand[3]; // Data word to adder
    wire B2 = Multiplicand[2];
    wire B2 = Multiplicand[2];
    wire B1 = Multiplicand[1];
    wire B1 = Multiplicand[1];
    wire B0 = Multiplicand[0];
    wire B0 = Multiplicand[0];
    wire Q3_in = Multiplier[3];
    wire Q3_in = Multiplier[3];
    wire Q2_in = Multiplier[2];
    wire Q2_in = Multiplier[2];
    wire Q1_in = Multiplier[1];
    wire Q1_in = Multiplier[1];
    wire Q0_in = Multiplier[0];
    wire Q0_in = Multiplier[0];
    assign Done = ({P3, P2, P1, P0} == dp_width); // Counts bits of multiplier
    assign Done = ({P3, P2, P1, P0} == dp_width); // Counts bits of multiplier
    wire s1A = Load_regs || Add_regs; // Controls for A register
    wire s1A = Load_regs || Add_regs; // Controls for A register
    wire s0A = Load_regs || Add_regs || Shift_regs;
    wire s0A = Load_regs || Add_regs || Shift_regs;
    wire s0Q = Load_regs || Shift_regs; - // Controls for Q register
    wire s0Q = Load_regs || Shift_regs; - // Controls for Q register
    wire s1Q = Load_regs;
    wire s1Q = Load_regs;
    wire Pout; // Unused
    wire Pout; // Unused
    wire clr_P = clear && ~Load_regs;
    wire clr_P = clear && ~Load_regs;
    Flip_flop_7474 MO_C (C, Cout, clock, VCC, clr_P);
    Flip_flop_7474 MO_C (C, Cout, clock, VCC, clr_P);
    Adder_7483 M1 (Sum3, Sum2, Sum1, Sum0, Cout, A3, A2, A1, A0, B3, B2, B1, B0, GND, VCC, GND);
    Adder_7483 M1 (Sum3, Sum2, Sum1, Sum0, Cout, A3, A2, A1, A0, B3, B2, B1, B0, GND, VCC, GND);
    Counter_74161 M3_P (P3, P2, P1, P0, Pout, GND, GND, GND, GND, Incr_P, Incr_P, VCC, clock,
    Counter_74161 M3_P (P3, P2, P1, P0, Pout, GND, GND, GND, GND, Incr_P, Incr_P, VCC, clock,
clr_P);
clr_P);
    Reg_74194 M4_A (A3, A2, A1, A0, Sum3, Sum2, Sum1, Sum0, C, GND, s1A, s0A, clock, clr_P);
    Reg_74194 M4_A (A3, A2, A1, A0, Sum3, Sum2, Sum1, Sum0, C, GND, s1A, s0A, clock, clr_P);
    Reg_74194 M5_Q (Q3, Q2, Q1, Q0, Q3_in, Q2_in, Q1_in, Q0_in, A0, GND, s1Q, s0Q, clock, clear);
    Reg_74194 M5_Q (Q3, Q2, Q1, Q0, Q3_in, Q2_in, Q1_in, Q0_in, A0, GND, s1Q, s0Q, clock, clear);
endmodule
module t_Supp_11_17_Par_Mult;
    parameter // Width of datapath
    wire [2 * dp_width - 1: 0] Product;
    wire Ready;
    reg [dp_width-1: 0] Multiplicand, Multiplier;
    reg Start, clock, reset_b;
    integer Exp_Value;
    reg Error;
    supply0 GND;
    supply1 VCC;
    Supp_11_17_Par_Mult M0 (Product, Ready, Multiplicand, Multiplier, Start, clock, reset_b, VCC, GND);
    wire [dp_width -1: 0] sum = {M0.M1.Sum3, M0.M1.Sum2, M0.M1.Sum1, M0.M1.Sum0};
    initial #115000 $finish;
    initial begin clock = 0; #5 forever #5 clock = ~clock; end
    initial fork
    reset b = 1;
    #2 reset_b = 0;
    #3 reset_b = 1;
    join
    always @ (negedge Start) begin
    Exp_Value = Multiplier * Multiplicand;
    //Exp_Value = Multiplier * Multiplicand +1; // Inject error to confirm detection
    end
```

```
always @ (posedge Ready) begin
    # 1 Error <= (Exp_Value ^ Product) ;
    end
    initial begin
        #5 Multiplicand = 0;
        Multiplier = 0;
    repeat (32) #10 begin
        Start = 1;
        #10 Start = 0;
        repeat (32) begin
                Start = 1;
                #10 Start = 0;
                #100 Multiplicand = Multiplicand + 1;
            end
        Multiplier = Multiplier + 1;
    end
    end
endmodule
module Flip_flop_7474 (output reg Q, input D, CLK, preset, clear);
    always @ (posedge CLK, negedge preset, negedge clear)
    if (!preset) Q <= 1'b1;
    else if (!clear) Q <<= 1'b0;
    else Q <= D;
endmodule
module Adder_7483(
    output S4, S3, S2, S1, C4,
    input A4, A3, A2, A1, B4, B3, B2, B1, C0, VCC, GND
);
// Note: connect VCC and GND to supply1 and supply0 in the test bench
    wire [4: 1] sum;
    wire [4: 1] A = {A4, A3, A2, A1};
    wire [4: 1] B = {B4, B3, B2, B1};
    assign S4 = sum[4];
    assign S3 = sum[3];
    assign S2 = sum[2];
    assign S1 = sum[1];
    assign {C4, sum} = A + B + C0;
endmodule
module Counter_74161(
    output QD, QC, QB, QA, // Data output
    output COUT, // Output carry
input D, C, B, A, // Data input
input P, T, // Active high to count
\begin{tabular}{lc} 
L, & // Active low to load \\
CK, & // Positive edge sensitive \\
CLR & // Active low to clear
\end{tabular}
);
reg [3: 0] A_count;
assign QD = A_count[3];
assign QC = A_count[2];
assign QB = A_count[1];
assign QA = A_count[0];
assign COUT = ((P == 1) && (T == 1) && (L == 1) && (A_count == 4'b1111));
```

always @ (posedge CK, negedge CLR)

```
if (CLR == 0) A_count <= 4'b0000;
else if (L == 0) - A_count <={D,C,B,A};
else if ((P == 1) && (T == 1)) A_count <= A_count + 1'b1;
else A_count <= A_count; // redundant statement
endmodule
```

module Reg_74194 (
output reg QA, QB, QC, QD,
input A, B, C, D, SIR, SIL, s1, s0, CK, CLR
);
always @ (posedge CK, negedge CLR)
if (!CLR) \{QA, QB, QC, QD\} <= 4'b0;
else case (\{s1, s0\})
2'b00: $\{Q A, Q B, Q C, Q D\}<=\{Q A, Q B, Q C, Q D\} ;$
2'b01: $\{\mathrm{QA}, \mathrm{QB}, \mathrm{QC}, \mathrm{QD}\}<=\{\mathrm{SIR}, \mathrm{QA}, \mathrm{QB}, \mathrm{QC}\} ;$
2'b10: $\{\mathrm{QA}, \mathrm{QB}, \mathrm{QC}, \mathrm{QD}\}<=\{\mathrm{QB}, \mathrm{QC}, \mathrm{QD}, \mathrm{SIL}\} ;$
2'b11: $\{Q A, Q B, Q C, Q D\}<=\{A, B, C, D\}$;
endcase
endmodule

| Name |
| :---: |
| Ready |
|  |  |
|  |
| Load_regs |
| Shift_regs |
| Add_regs |
| Q0 |
| s1A |
| s0A |
| s1Q |
| s0Q |
| Done |
| state[2:0] |
| Incr_P |
| clr_P$P[2 \cdot 0]$ |
|  |  |
|  |
| sum[3:0] |
| A[3:0] |
| Q[3:0] |
|  |  |
|  |
| Multiplier[3:0] |
| Product[7:0] |
| Exp_Value |
| Error |

## CHAPTER 12

## 12.1


12.2 See textbook.
12.3

12.4 BCD-to-decimal decoder (similar to IC 7442)

12.5 Similar to 7438:

12.6 IC type 74153.

12.7

12.8 The common control block is used when the circuit has one or more inputs that are common to all lower sections.

## 12.9


12.10 See textbook.
12.11

12.12


