



تقدم لجنة EICoM الاكاديمية

دفتر لمادة:

الالكترونيات رقمية


من شرح:

د.رلى طوالبه

جزيل الشكر للطالب:
نمر عودة



Diode AND Gate :



Case 1: All $V_{IN} > (V_{DC} - V_{D(on)})$

$$-V_{DC} + V + V_{IN} = 0 \rightarrow V = V_{DC} - V_{IN}$$

for $V < V_{D(on)} \rightarrow$ Diode is off


$$V_{DC} - V_{IN} < V_{D(on)}$$

$$V_{IN} > V_{DC} - V_{D(on)}$$

\therefore if both diodes off $\rightarrow V_{out} = V_{DC}$

\therefore if both inputs high \rightarrow Output is high.

Case 1:



Case 2: Any input

$$V_{IN} < V_{DC} - V_{D(on)}$$

for $V > V_{D(on)} \rightarrow$ Diode is on

$$V_{DC} - V_{IN} > V_{D(on)} \rightarrow V_{IN} < V_{DC} - V_{D(on)}$$

$$V_{out} = V_{D(on)} + V_{IN}$$


at $V_{IN} = 0 \rightarrow V_{out} = V_{D(on)} = 0.7V$

very low input \leftarrow

\rightarrow for Si Diode

\therefore Any low input \rightarrow low output.

Case 2:



Tip: - Out \rightarrow AND (3 letters)

بنيان الـ AND

بناء الـ AND

بناء الـ AND

(Out \rightarrow AND)

بناء الـ AND

$$I_R = \frac{V_{DC} - V_{D(on)} - V_{IN}}{R}$$

$$I_R = \frac{V_{DC} - V_{out}}{R}$$

Truth table


A	B	O/p
L	L	L
H	L	L
L	H	L
H	H	H

Logic 1 = High

Logic 0 = Low

2.5 (DRL)

VTC (Voltage Transfer characteristic)




but $V_{out(max)} = V_{DC}$

$\therefore V_{DC} = V_{IN} + V_{D(ON)}$

$V_{IN} = V_{DC} - V_{D(ON)}$

Slope = $\frac{\Delta V_{out}}{\Delta V_{in}} = \frac{V_{DC} - V_{D(ON)}}{V_{DC} - V_{D(ON)} - 0} = 1 \therefore \text{slope} = 1.$

Diode OR Gate



case 1: Both input voltage $< V_{D(ON)}$

Both input diodes are off

$I_R = 0$


$V_{out} = 0 = V_{OL}$

case 2: Any input voltage $\geq V_{D(ON)}$

Corresponding diode is on

$V_o = V_{IN} - V_{D(ON)} = V_{OH}$


2.5



$$\text{Slope} = \frac{V_{IN} - V_{D(ON)} - 0}{V_{IN} - V_{D(ON)}} = 1$$

Example 2.3

For AND Gate shown, $V_{IN,A}$ is 1V above $V_{IN,B}$, show that D_A is cut off ($V_{D(ON)} = 0.7V$)



Sol: $V_{IN,A} = 1 + V_{IN,B}$... [1]

$V_{IN,B} = V_{out} - V_{DB}$... [2]

$V_{IN,A} = V_{out} - V_{DA}$... [3]

Assume D_A is on:

From [3] $V_{out} = V_{IN,A} + 0.7$... [4]

[4] in [2] $V_{DB} = V_{IN,A} + 0.7 - V_{IN,B}$... [5]

[1] in [5] $V_{DB} = 1 + V_{IN,B} + 0.7 - V_{IN,B} = 1.7V$

\Rightarrow inapplicable for diode \Rightarrow assumption incorrect $\Rightarrow D_A$ is off.

2.5


Now assume D_B on and check for D_A .

From [2] $V_{out} = V_{DB} + V_{IN,B}$
 $= 0.7 + V_{IN,B}$

From [3] $V_{DA} = V_{out} + (-V_{IN,A})$
 $= 0.7 + V_{IN,B} - 1 - V_{IN,A}$
 $= -0.3V$, D_A is off.

⇒ Assumption correct since we know that D_A is off.

2.6 Level shifted Diode Resistor Logic.




· increase by $V_{D(on)}$

· decrease by $V_{D(on)}$

· This increase and decrease is called degradation.

· To remove degradation a level shift diode is added to the AND and OR Gate.

level shifted AND Gate.



$V_x = V_D + V_{IN}$

Case 1: Any Low input ($V_{IN} < V_x - V_D$)

Corresponding diode is on.

1.a

$$V_{IN} > -V_{EE}$$

$$V_{IN} + V_D > -V_{EE} + V_D$$

$$V_x > V_D - V_{EE}$$

D_L is on.

$$-V_{IN} - V_{DL(ON)} + V_{DL(ON)} + V_{out} = 0$$

$$V_{out} = V_{IN}$$

1.b

$$V_{IN} < -V_{EE}$$

D_L is off

$$I_{RL} = 0$$

$$V_{out} = V_{OL} = -V_{EE}$$

Case 2: both $V_{IN} > V_x - V_D$

\therefore both input diodes are off


$$V_x = V_D + V_{IN}$$

$$I_D = \frac{V_{CC} + V_{EE} - V_{DL(ON)}}{R_L + R_H}$$


$$V_{out} = V_{CC} - I_D R_H - V_{DL(ON)}$$

$$= I_D R_L - V_{EE}$$

$$= V_{OH}$$



• level shifted OR Gate.



Case 1: All inputs Low ($V_{IN} < V_x + V_{D(on)}$)

D_{1A}, D_{1B} off.

$$I_D = \frac{V_{CC} + V_{EE} - V_{D(on)}}{R_H + R_L}$$

$$\begin{aligned} V_{out} &= V_{CC} - I_D R_H \\ &= V_{D(on)} + I_D R_L - V_{EE} \\ &= V_{OL} \end{aligned}$$

Case 2 | Any input high. ($V_{IN} > V_x + V_D$)
• Corresponding diode is on.


2a $V_x < V_{CC} - V_{DL(on)} \rightarrow D_L$ is on.

$$-V_{IN} + \cancel{V_{DI(on)}} - \cancel{V_{DL(on)}} + V_{out} = 0$$

$$V_{IN} = V_{out}$$

2.6


2.6 $V_x > V_{cc} - V_{DC(ON)}$
 $D_L \rightarrow \text{off} \therefore V_{out} = V_H = V_{cc}$



Problem 2.18:

Draw VTC over an input range of $-V_{DC} \leq V_{IN} \leq V_{DC}$

$V_{DC} = 4V$, $V_{D(ON)} = 0.7V$



Solution \rightarrow [1] $V_{IN} < V_x - V_D$, DA is on

1.9 $V_x > V_D - 4$, $V_{IN} > -V_{DC} = -4$

DL is on $\rightarrow V_{out} = V_{IN}$.


1.6 $V_x < V_D - 4$, $V_{IN} < -4$

DL is off $\rightarrow V_{out} = -V_{DC} = -4V$

[2] $V_{IN} > V_x - V_D$, DI is off

$I_D = \frac{4 + 4 - 0.7}{2k} = 3.65 \text{ mA}$

$V_{oh} = (3.65 \times 1) - 4 = -0.35V$



Read:

2.7 Clamping Diode for CH7

2.8 Level shifting diodes

Chapter 4

Introduction to Bipolar Digital Circuits


4.1 Analysis of BJT

1 Cut off.

$$I_E = I_B = I_C = 0$$

(B-C)J \rightarrow Inverse and (B-E)J \rightarrow Inverse

Both junctions are reverse biased.



2 Forward Active (FA)

$$I_C = \beta I_B$$

$$I_E = I_C + I_B = (\beta + 1) I_B$$

(B-E)J \rightarrow Forward biased.

(B-C)J \rightarrow Reverse biased.


$$\beta_R \ll \beta_F$$

3 Reverse Active (RA)

$$-I_E = \beta_R I_B$$

$$-I_C = I_B + -I_E$$

$$-I_C = I_B (1 + \beta_R)$$



(B-C)J \rightarrow Forward biased

(B-E)J \rightarrow Reverse biased.

4 Saturation


(B-C)J, and (B-E)J \rightarrow Forward

$$V_{CE(sat)} = 0.2 \text{ V}$$

$$I_C = \sigma \beta_F I_B$$


$$0 < \sigma < 1$$

$$I_E = I_C + I_B$$



4.1

Example 4.1



$\beta = 65$, Find σ

Solution :-

$$I_B = \frac{5 - 0.8}{5K} = 840 \mu A$$

$$I_C = \frac{5 - 0.2}{640} = 7.5 \text{ mA}$$

$$\sigma = \frac{I_C}{\beta I_B} = 0.137$$

Standard:

$$V_{CE(sat)} = 0.2 \text{ V}$$


$$V_{BE(sat)} = 0.8 \text{ V}$$

$$V_{BC(sat)} = 0.6 \text{ V}$$

$$V_{BE(FA)} = 0.7 \text{ V}$$

$$V_{BC(RA)} = 0.7 \text{ V}$$

Example 4.2



Find base and emitter

voltages for each transistor.

4.1

$$V_{E,0} = 0$$


$$V_{B,0} = V_{BE,0} (FA) = 0.7 \text{ V} \\ = V_{E,1}$$

$$V_{B,1} = V_{BE,1} + V_{E,1} = 1.4 \text{ V}$$

$$V_{E,1} = -V_{CE,1} (sat) + 2V_{BE} (FA) \\ = 1.2 \text{ V}$$

$$V_{B,1} = V_{BE,1} (sat) + V_{E,1} = 0.8 + 1.2 = 2 \text{ V}$$

4.2 BJT inverter



• Critical voltages : V_{OH} , V_{OL} , V_{IH} , V_{IL}

• Volt Low input.

$$V_{IN} < V_{BE} (FA) \rightarrow \text{BJT is off.}$$

$$I_{R_C} = 0$$

$$V_{out} = V_{OH} = V_{CC}$$

• V_{IL} = Input voltage at which Q_0 turns FA.


$$\text{at } V_{IN} = V_{BE} (FA) = V_{IL}$$

• As input increases, $I_B \uparrow$, $I_C \uparrow$, $V_{RC} \uparrow$, $V_{out} \downarrow$

(Transmission region)

• V_{OL} : As input increases until Q_0 saturation.

$$V_{out} = V_{OL} = V_{CE} (sat)$$



• V_{IH} : input at which Q_0 saturates.


$$V_{IH} = I_B R_B + V_{BE(sat)}$$

$$I_C = \frac{V_{CC} - V_{CE(sat)}}{R_C}$$

$$I_B = \frac{I_C}{\beta}, \quad \beta = 1 \text{ at } E_{OS}$$

$$V_{IH} = \frac{V_{CC} - V_{CE(sat)}}{\beta F} \cdot \frac{R_B}{R_C} + V_{BE(sat)}$$

Example 4.4) Find Noise margins for inverter, $V_{OH} = 5V$



$$V_{IL} = 0.7V$$

$$V_{IH} = 1.6V$$

$$V_{OL} = 0.2V$$

• High noise margin \rightarrow



$$V_{HNM} = V_{OH} - V_{IH}, \text{ Noise margin for Logic 1.}$$

• Low noise margin \rightarrow

$$V_{LNM} = V_{IL} - V_{OL}$$

$$\therefore HNM = 5 - 1.6 = 3.4V$$

$$LNM = 0.7 - 0.2 = 0.5V \text{ (not practical)}$$





4.3 TTL Circuit

Fan-out: maximum number of load gates that are allowed at the output of the driver.

Fan-in: is number of inputs allowed at one gate.

$$\text{Fan Out} \rightarrow N = \frac{I_o}{I_i}$$




For Logic 1:

$$N = \frac{I_{OH}}{I_{IH}}$$

For Logic 0:

$$N = \frac{I_{OL}}{I_{IL}}$$

5.2 Basic RTL NOR Gate.



In general:

$$V_{out} = V_{cc} - I_c R_c$$

$$I_c = \sum_{i=1}^N I_{c,i} = I_{c1} + I_{c2} + \dots + I_{cN}$$

Case 1) All inputs low


BJTs are all cut-off

$$I_{c} = 0$$

$$V_{out} = V_{cc} = V_{OH}$$

Case 2) Any or all inputs high. → Corresponding BJT is saturating.

$$V_{out} = V_{CE(sat)} = V_{OL}$$




$$V_{IH} = \frac{I_{c,i}}{\beta} R_{B,i} + V_{BE(sat)}$$

IN1	IN2	IN3	Vout
0	0	0	1
0	0	1	0
0	1	1	0
⋮	⋮	⋮	⋮
1	1	1	0

$$I_{c,i} = \frac{I_{RC}}{\text{number of sat. BJTs}}$$

5.3 RTL NAND Gate

Two inputs NAND Gate.




for simplicity
ignore I_B
 $I_{RC} \approx I_{C2} \approx I_{E2}$
 $\approx I_{C1} \approx I_{E1}$
 $V_{out} = V_{CC} - I_C R_C$

Case 1) Any or all input low
Corresponding BJT is off, and so will be the other one
 $I_{RC} = 0 \rightarrow V_{out} = V_{CC} = V_H$

Case 2) All inputs high.
Input high at Q_1 (Q_1 sat) $\rightarrow V_{IL,2} = V_{BE,2}(FA) + V_{CE,1}(sat)$
 \rightarrow Both saturating $\rightarrow V_{OL} = 2V_{CE}(sat)$

$I_{N,1}$	$I_{N,2}$	Out
0	0	1
0	1	1
1	0	1
1	1	0


Multi-inputs RTL



1) All inputs high
 $V_{out} = n V_{CE}(sat)$
2) Any input low
 $V_{out} = V_{CC}$

Example 5.1: Find max in for RTL NAND if $V_{BE}(FA) = 0.7V$, $V_{CE}(sat) = 0.17V$
Solution: $n V_{CE}(sat) < V_{BE}(FA)$
 $n (0.17) < 0.7$
 $n < 4.12 \therefore 4$ inputs are allowed.

5.4 RTL Fan-Out



$$N = \frac{I_{OH}}{I'_{IH}}$$

1) For high input at Driver, Output is Low. →
 BJTs of load gates will be off and $I_B = 0$
 → Can't use O/L at Driver to calculate Fan-Out.

2) For low input at Driver Output is high and Load BJTs saturate.

→ Current flows in Bases of load

$$\text{and } N = \frac{I_{OH}}{I'_{IH}}$$

3) To saturate load $Q's$

V_{OH} is limited by V'_{IH} ($\sigma = 1$)

$$\begin{aligned} V_{OH} = V'_{IH} &= I'_B R'_B + V_{BE}'(sat) \\ &= \frac{I'_C}{\beta} R'_B + V_{BE}'(sat) \end{aligned}$$

$$= \frac{V_{CC} - V_{CE}'(sat)}{\beta R_C} R'_B + V_{BE}'(sat)$$

CH5

$$I_{OH} = I_{RC} = \frac{V_{CC} - V_{OH}}{R_C} V_{IH}$$

$$\bar{I}_{IH} = \frac{V_{IH} - V_{BE(sat)}}{R_B}$$

Example 5.2

$$\rightarrow N = \frac{I_{OH}}{\bar{I}_{IH}} = \frac{\frac{5}{V_{CC}} - \frac{2.7}{V_{OH}}}{\frac{V_{OH} - V_{BE(sat)}}{2.7}} \cdot \frac{10K}{1K}$$

$$N = 12.1$$

$$\therefore N = 12$$

5.5 RTL power Dissipation

$$P_{cc(avg)} = \frac{I_{cc(OH)} + I_{cc(OL)}}{2} V_{CC}$$

1) $I_{cc(OL)} \rightarrow$ input high, \odot saturates.

$$I_{cc(OL)} = \bar{I}_{RC} = \frac{V_{CC} - V_{CE(sat)}}{R_C}$$

true for load or no load

2) $I_{cc(OH)} \rightarrow$ input low, \odot off.

high Output:

1) no load \rightarrow

$$I_{cc(OH)} = 0 = I_{RC}$$

2) with load \rightarrow

$$I_{RC} = I_{cc(OH)} = N \bar{I}_B$$

$$I_{RC} = N \frac{V_{CC} - I_C R_C - V_{BE(sat)}}{R_B}$$

$$R_B$$

$$I_{RC} + \frac{I_{RC} R_C N}{R_B} = N \frac{V_{CC} - V_{BE(sat)}}{R_B}$$

CH5

$$I_{RC} \left(1 + \frac{R_C}{R_B} N\right) = N \frac{V_{CC} - V_{BE}(sat)}{R_B}$$

$$I_{CC}(OH) = I_{RC} = \frac{V_{CC} - V_{BE}(sat)}{R_C + R_B/N}$$

Example 5.3)

Find $P_{CC}(avg)$: a) no Load
b) with $N=1$.

$V_{CC}=5V$, $R_B=10K$, $R_C=1K$, $\beta_F=25$

a) $I_{CC}(OL) = \frac{5-0.2}{1K} = 4.8 \text{ mA}$

$I_{CC}(OH) = 0$


$$P_{CC}(avg) = \frac{0 + 4.8 \text{ m}}{2} \times 5 = 12 \text{ mW}$$

b) $I_{CC}(OL) = 4.8 \text{ mA}$ (same)

$$I_{CC}(OH) = \frac{5-0.8}{1K+10K} = 382 \mu A$$

$$P_{CC}(avg) = \frac{4.8 \text{ m} + 0.382 \text{ m}}{2} \times 5 = 12.96 \text{ mW}$$

5.6 Basic RTL Non-Inverter.



Case 1) V_{OL}
 $V_I < V_{BE}(FA)$

Input low $\rightarrow Q_0$ is off $I_B = I_E = I_C = 0$
 $V_{out} = V_{OL} = 0$

Case 2) V_{IL}

$$V_{out} = I_E R_E = V_{CC} - V_{CE}$$

When $V_{IN} = V_{IL} = V_{BE}(FA)$. (When Q_0 turns initially I_B and I_E are zero and increase when V_{IN} increases)

CH5

$$V_{out} = I_E R_E$$


→ Input increase until Q_o saturates

Case 3) $V_{out} = V_{CC} - V_{CE(sat)} \rightarrow \underline{V_{OH}}$

Case 4) V_{IH}

$$V_{IH} = I_{B(EOS)} R_B + V_{BE(sat)} + I_E R_E = I_B R_B + V_{BE(sat)} + V_{CC} \quad , \quad V_{IH} > V_{CC}$$

$$I_B = \frac{I_E}{\beta_F + 1} \quad , \quad I_E = \frac{V_{CC} - V_{CE(sat)}}{R_E}$$



$$V_{IH} = V_{CC} + V_{BE(sat)} + \frac{V_{CC} - V_{CE(sat)}}{\beta_F + 1} \cdot \frac{R_B}{R_E}$$

Example 5.4) $V_{CC} = 5V$, $R_B = 10K$, $R_E = 1K$, $\beta_F = 25$, Find Critical Voltages

Solution: $V_{OL} = 0$

$$V_{IL} = 0.7V$$


$$V_{OH} = 5 - 0.2 = 4.8V$$

$$V_{IH} = 5 + 0.6 + \frac{5 - 0.2}{26} \cdot \frac{10K}{1K} = 7.4V > V_{CC}$$

CH5

5.7 Basic RTL "OR" and "AND" Gates.

OR Gate:




	I_1	I_2	Out
Case 1) All inputs Low	0	0	0
All $V_I < V_{BE}(FA) \rightarrow$ All BJTs off	0	1	1
$V_{out} = 0 = V_{OL}$	1	0	1
	1	1	1

Case 2) All or any inputs high.
Corresponding BJT saturates.

$V_{out} = V_{cc} - V_{CE(sat)} = V_{OH}$

AND Gate:



I_1	I_2	Out
0	0	0
0	1	0
1	0	0
1	1	1

Case 1) Any input Low

Corresponding BJT is off (so are the rest)

$V_I < V_{IL}, I_{RE} = 0$

$V_{out} = V_{OL} = 0$

Case 2) All inputs high.

2.a For a 2-input AND Gate

Q_1 sat and Q_2 FA

$$V_{out} = V_{OH} = V_{CC} - V_{CE_2}(FA) - V_{CE_1}(sat)$$

2.b if Both BJTs saturate

$$V_{OH} = V_{CC} - 2V_{CE sat}$$

For a n-input AND Gate


$$V_{OH} = V_{CC} - nV_{CE}(sat)$$

For Fan in

$$V_{OH} \geq V_{IH}$$

$$V_{CC} - nV_{CE}(sat) \geq V_{IH} \quad \text{From Load eq}$$

5.8 RTL with active pull up.



provides additional sourcing current.

$$R_{cp} < R_c \quad R_{cp} \approx 0.1 R_c$$

→ higher fan out.

CH5

Q_o is an inverter that sinks current for low output.

$R_{Bs} = R_{Bo} = R_B$

They are equal for Q_s and Q_o to run simultaneously

Case 1) For high input

Q_s and Q_o saturates:

~~$V_{CE,s}(sat) + I_{BP} R_{BP} + V_{BE,p}(sat) + V_{CE,o}(sat) = 0$~~

$V_{BE,p}(sat) = -I_{BP} R_{BP}$

$I_{BP} = \frac{-V_{BE}}{R_{BP}} \rightarrow Q_p \text{ off}$

$V_{out} = V_{CE,o}(sat) = \text{Logic 0}$


Case 2) For low input


Q_s and Q_o are off.

Q_p is saturating.

$V_{out} = V_{cc} - I_{Rp} R_{Rp} - V_{CE,p}(sat)$
 $= \text{Logic high}$

$N = \frac{I_{OH}}{I_{IH}} \rightarrow I_{IH} = 2 I_{B'}(sat)$





For simplicity:

$$I_E \approx I_{Rcp}$$

$$I_{OH} = N I_{IH}$$

$$= N 2 I_B'$$

$$N = \frac{I_{OH}}{2 I_B'}$$

$$I_{cp} \approx I_{E,p}$$

$$I_{OH} = \frac{V_{cc} - V_{CEp}(sat) - V_{OH}}{R_{cp}}$$

$$I_B' = \frac{V_{OH} - V_{BE}(sat)}{R_B'}$$

at $\beta = 1$

$$V_{OH} = V_{IH} = I_B' R_B' + V_{BE}$$


$$= \frac{V_{cc} - V_{CE,s}(sat)}{R_c' \beta} R_B' + V_{BE}(sat)$$

$$N = \frac{V_{cc} - V_{CE}(sat) - V_{OH}}{V_{OH} - V_{BE}(sat)} \cdot \frac{R_B'}{2 R_{cp}}, \quad R_{cp} \approx 0.1 R_c, \quad R_{cp} < R_c$$

→ N for RTL with active pull up is higher than N with passive pull-up. (Example 5.5, N=12)

Chapter 6

6.1 Basic DTL



Assume $V_X \gg V_{IN} \rightarrow D_I$ on.

$V_{OH} \rightarrow V_{IN} < V_{BE}(FA)$

$V_X = V_I + V_{D_I(ON)} < V_{D_L(ON)} + V_{BE,Q}$

$V_{IN} < V_{BE}(FA)$

$\rightarrow Q_0$ and D_L is off.

$I_{RC} = 0, V_{out} = V_{OH} = V_{CC}$

V_{IL} : when Q_0 turns on FA.

$V_X = V_{IN} + V_{D_I(ON)} = V_{D_L(ON)} + V_{BE}(FA)$

$V_{IN} = V_{BE}(FA) = V_{IL}$


\rightarrow As input increases, at some point Q_0 saturates.

$V_{OL} = V_{CE(sat)}$

V_{IH} (when Q_0 saturates)

$V_X = V_{IN} + V_{D_I(ON)} = V_{D_L(ON)} + V_{BE(sat)}$

$V_{IN} = V_{BE(sat)}$




CH6

When $V_x < V_{IN} \rightarrow D_I$ is off
but V_{CC} provides current directly to Q_o and Q_o saturating.

R_B is chosen such that Q_o is saturating when
 $V_x = V_{BE(sat)} + V_{D(on)}$

6.2 Modified DTL

Additional Level shifting Diode.



$V_{OL} = V_{CE(sat)}$: Q_o sat

$V_{OH} = V_{CC}$: Q_o off

} same as Basic DTL.


V_{IL} : $V_x = V_{IN} + V_{D_I(on)} = V_{D_L} + V_{D_{L2}} + V_{BE}$

$V_{IN} = V_{D_{L2}} + V_{BE(FA)} = V_{IL}$

V_{IH} : $V_x = V_{IN} + V_{D_I(on)} = V_{D_{L2}} + V_{D_L} + V_{BE(sat)}$


$V_{IN} = V_{BE(sat)} + V_{D_L(on)}$

- LNM improves due to the addition of D_{L2}
- HNM still good.
- R_D and $-V_{EE}$ are used as a discharge path for Q_o .



HNM = 3.5 V good
LNM = 1.2 V good.

6.3 Transistor Modified DTL



$$P R_B + (1-P) R_B = R_B$$

For Load,

Current goes through $R_B \Rightarrow$

I_{IL} decreases $\rightarrow N$ increases.

For Driver,

Considered Resistance that $I_{E,C}$ passes through is $P R_B \rightarrow I_{E,L}$ increases

$\rightarrow I_{O,L}$ increases.

$\rightarrow N$ increases.

Due to voltage drop on $(1-P) R_B,$

$$V_{C,L} > V_{B,L}$$

$$V_{BC,L} \text{ (boxed) } -V_e$$

$\rightarrow (B-C) J$ is reverse biased.

$\rightarrow Q_L$ is FA when on.

CH 6

Example 6.1) Find VTC (no Load)

Sol. $\rightarrow V_{OH} = V_{CC} = 5V$


$V_{OL} = V_{CE(sat)} = 0.2V$

$\rightarrow V_{IL}$ (when Q_0 turns FA)

$V_{IL} = 2V_{BE(FA)} = 1.4V$

$\rightarrow V_{IH}$ (when Q_0 saturates)

$V_{IH} = V_{BE,L(FA)} + V_{BE,O(sat)} = 1.5V$




6.4 DTL NAND

Adding more inputs - at more DI's, this cct used as a NAND gate.

\Rightarrow	I_{N1}	I_{N2}	V_o
	L	L	H
	L	H	H
	H	L	H
	H	H	L

6.5 DTL Fan-out



N identical loads

$$I_{IL}' = \frac{V_{CC} - V_{DI} - V_{CE,0}(\text{sat})}{R_{B'}}$$

$$I_{OL} = I_{C,0} - I_{RC}$$


$$I_{RC} = \frac{V_{CC} - V_{CE,0}(\text{sat})}{R_C}$$

$$I_{C,0} = \sigma \beta F I_{B,0} \quad \text{at EOS} \rightarrow \sigma = 1$$

$$I_{B,0} = I_{E,L} - I_{RD}$$

$$I_{RD} = \frac{V_{BE}(\text{sat})}{R_D}$$

$$I_{E,L} = \frac{V_{CC} - V_{BE,L}(FA) - V_{DL} - V_{BE,0}(\text{sat})}{P R_B + \frac{(1-P) R_B}{\beta+1}} \quad \text{ignored}$$




$$I_{E,L} = \frac{V_{CC} - V_{BE,L} - V_{DL(ON)} - V_{BE,0}(\text{sat})}{P R_B}$$

$$N = \frac{I_{OL}}{I_{IL}'}$$

Example 6.2) $N = 54$

6.6 DTL Power Dissipation.



$$P_{cc(avg)} = \frac{I_{cc(OH)} + I_{cc(OL)}}{2}$$

1) $I_{cc(OH)} \rightarrow$ From earlier stage
 $I_{RC(OH)} = 0$
 $V_{CE(sat)}$

$$I_{RB(OH)} = \frac{V_{CC} - V_{DI(ON)} - V_{IN(low)}}{R_B}$$

$$I_{cc(OH)} = I_{RB}$$

2) $I_{cc(OL)} \rightarrow$

$$I_{RC(ON)} = \frac{V_{CC} - V_{CE,0(sat)}}{R_C}, \quad I_{PRB(OL)} = \frac{V_{CC} - V_{BE,L(FA)} - V_{OL} - V_{BE,15a}}{PRB}$$


$$I_{cc(OL)} = I_{RC(OL)} + I_{PRB(OL)}$$

Example 6.3: $P_{cc(avg)} = 8.73 \text{ mW}$

Chapter 7 „Transistor Transistor Logic“ TTL

- Advantages:
- 1) higher Fan Out
 - 2) Smaller Area.

7.1 Basic TTL Inverter.



RA: BE -ve
BC +ve

$$I_B \gg I_{C,I}$$

Q₁: unconventional transistor

$$V_B > V_E$$

$$I_B = \frac{V_{CC} - V_{BE} - V_{IN(LOW)}}{R_B}$$

Q₁ operates in an unconventional way:

At low inputs, (B-E)_T is forward biased, I_{B,I} enters Q₁ and I_{E1} exists E₁ to low input.

This transistor action forces I_{C,I} into collector.

But I_{C,I} is limited by reverse leakage base current of Q₀ which is off.

→ Q₁ saturates.

CH7

 V_{OH}

Low input.

$$I_{B,I} = \frac{V_{CC} - V_{BE,I}(\text{sat}) - V_{IN}}{R_B}, \text{ in mA.}$$

 Q_0 is off

$$V_{B,O} = V_{CE,I}(\text{sat}) + V_{IN}(\text{ON}) < V_{BE,O}(\text{FA})$$

$$I_{RC} = 0$$

$$V_{out} = V_{OH} = V_{CC}$$

$$\underline{V_{IL}} \rightarrow -V_{IL} - V_{CE,I}(\text{sat}) + V_{BE,O}(\text{FA}) = 0$$

$$V_{IL} = V_{BE,O}(\text{FA}) - V_{CE,I}(\text{sat})$$


$$= 0.5 \text{ V}$$

As V_{IN} increases, $V_{RC} \uparrow$, $V_{out} \downarrow$ until Q_0 saturates at

$$V_{IH} = V_{BE,O}(\text{sat}) - V_{CE,I}(\text{sat}) = 0.6 \text{ V}$$

$$V_{OL} = V_{CE,O}(\text{sat}) = 0.2 \text{ V}$$

As input increases such that:

 $V_{E,I} > V_{BE,I}$, (B.E)j reverse biased.and (B.C)j is forward, Large current is supplied through (B.C)j to Q_0 .

CH7

- Q_0 is still saturating
- Q_I is in RA

$$V_{BC,I} = V_{CC} - \frac{I_B R_B - V_{BE,0}(\text{sat})}{1} \rightarrow \text{less than } V_{CC}$$

$$V_{BC,I} \rightarrow +V_E$$

$$\rightarrow Q_I \text{ RA}$$

SCR

7.2 Comparison of stored Charge Removal between DTL and TTL

Q_0 sat \rightarrow OFF

O/P L \rightarrow H

IN H \rightarrow L

Current stored in Base of Q_0 until discharge through Q_I and low input.

$$I_{C,I} = I_{SCR}$$

Input Low \rightarrow $(BE)_I$ (+V_E).

$$V_{B,I} = V_{BE,I}(?) + \frac{V_{E,I}}{I_{IN}(\text{Low})}$$

$$V_{C,I} = V_{BE,0}(\text{sat})$$

$$V_{BC,I} = V_{BE,I}(?) + V_{CE}(\text{sat}) - V_{BE,0}(\text{sat}) = 0.6$$

\rightarrow use Q_I in FA mode.


$$I_{C,I} = \beta_F I_{B,I}$$

Low input

$$I_{B,I} = \frac{V_{CC} - V_{BE,I}(\text{FA}) - V_{CE}(\text{sat})}{R_B}$$

$$\rightarrow I_{SCR} = \beta_F \frac{V_{CC} - V_{BE,I}(\text{FA}) - V_{CE}(\text{sat})}{R_B}$$

for DTL:



$$I_{RD} = I_{SCR} = \frac{V_{BE,0}(\text{sat})}{R_D}$$

$$I_{SCR}(\text{TTL}) \gg I_{SCR}(\text{DTL})$$

- TTL removes stored charge faster than DTL.
- DTL has higher Delay.

Example 7.1:

Find factor of improvement for SCR, between DTL and TTL

$$\text{DTL: } R_D = 5K$$

$$\text{TTL: } R_B = 2K$$


$$V_{CC} = 5V, \beta_F = 50$$

$$I_{C,I}(\text{TTL}) = 50 \frac{5 - 0.7 - 0.2}{2K} = 102.5 \text{ mA}$$


$$I_{RD} = \frac{0.8}{5K} = 0.160 \text{ mA}$$

$$\frac{102.5}{0.16} = 640.6$$

7.3 Basic TTL NAND Gate with Multiple Emitter BJT




- Any input low, Q_I sat, Q_O off output H, $V_{OH} = V_{CC}$
- All inputs high, Q_I RA, Q_O sat output L, $V_{OL} = V_{CE}(sat)$



Pull-up / Pull-down

7.4 Standard TTL NAND Gate with TOTEM Pole Output



TOTEM Pole

Q_S : for logic inversion, $D_{I,A}, D_{I,B}$: Clamping diodes that clamp input at V_{γ} , in case input goes below V_{γ} (for protection)

Q_P, Q_O, D_L : Totem Pole

R_D : Discharge path for Q_O

$$V_{B,P} = V_{CE,S}(\text{sat}) + V_{BE,O}(\text{sat})$$

$$V_{E,P} = V_{DL} + V_{CE,O}(\text{sat})$$

$$V_{BE,P} = V_B - V_E = 0.1 \text{ V} < V_{BE}(\text{FA})$$

$\therefore Q_0$ is off.

7.5 Standard VTC for TTL with TOTEM Pole.

$$\underline{V_{OH}} \quad V_{IN} < V_{BE}(\text{FA}) - V_{CE}(\text{sat})$$

$$Q_I \text{ sat} \quad V_E < V_B$$

$$I_{B,I} = \frac{V_{CC} - V_{BE,I}(\text{sat}) - V_{IN}(\text{ON})}{R_B}$$

$$\text{Large} \gg I_{C,I} = -\bar{I}_{B,S} \text{ (leakage)}$$

Q_S, Q_0 off, Q_P and DL on.

$$V_{OH} = V_{CC} - V_{BE,P}(\text{FA}) - V_{DL}(\text{ON}) \quad , \text{ Ignore } I_{B,P}(\text{FA})$$

$$= 3.6 \text{ V}$$

$$V_{IL} \text{ (when } Q_S \text{ turns FA)} \text{ at } V_{IL} = V_{BE,S}(\text{FA}) - V_{CE,I}(\text{sat})$$

$$= 0.5 \text{ V}$$

As input increases $I_{B,S} \uparrow, I_{C,S} \uparrow, \bar{I}_{RC} \uparrow, V_{out} \downarrow$

Input increases until Q_0 turns FA at V_{IB} .

$V_{IB} \equiv$ Input break voltage.

$$V_{IB} = -V_{CE,I}(\text{sat}) + V_{BE,S}(\text{FA}) + V_{BE,O}(\text{FA}) = 1.2 \text{ V}$$

V_{OB} : output voltage at break point Q_0 still at (EOC)

$$V_{OB} = V_{CC} - I_{RC} R_C - V_{BE,P}(\text{FA}) - V_{DL}(\text{ON})$$

CH7


Ignore $I_B(FA)$ for Q_p and Q_s

$$I_{RC} \approx I_{CS} \approx I_{ES} \approx I_{PD} = \frac{V_{BE,0}(FA)}{R_D}$$

$$V_{OB} = V_{CC} - \left(\frac{R_C}{R_D} + 1\right) V_{BE}(FA) - V_{DL}(ON)$$

$$V_{IH} = -V_{CE(sat)} + 2V_{BE}(sat) = 1.4V$$

$$V_{OL} = V_{CE(sat)} = 0.2V$$



7.6 TTL Fan-out

$$N = \frac{I_{OL}}{I_I'} \quad , \quad I_I' = \frac{V_{CC} - V_{BE,I}(sat) - V_{CE}(sat)}{R_B'}$$

• $I_{CC}(OH) \rightarrow$

$$I_{RB}(OH) = \frac{V_{CC} - V_{BE}(sat) - V_{CE}(sat)}{R_B}$$

$$I_{RC}(OH) = I_{B,p}(FA) \rightarrow \text{ignore}$$

$$I_{REP}(OH) \rightarrow \text{Small (ignore)}$$

$$I_{CC}(OH) = I_{RB}(OH)$$

• $I_{CC}(OL) \rightarrow$

$$I_{RB}(OL) = \frac{V_{CC} - V_{BE}(sat) - 2V_{BE}(sat)}{R_B}$$

$$I_{RC}(OL) = \frac{V_{CC} - V_{CE,s}(sat) - V_{BE,o}(sat)}{R_C}, \quad I_{REP}(OL) = 0 \rightarrow Q_p \text{ is off.}$$

$$I_{CC}(OL) = I_{RB}(OL) + I_{RC}(OL)$$

$$P_{CC}(avg) = \frac{I_{CC}(OH) + I_{CC}(OL)}{2} \cdot V_{CC}$$

• Example 7.4: $P_{CC}(avg) = 10.4 \text{ mW}$

CH7: 7.9 Low Power TTL

• For lower power \rightarrow lower currents are needed, (Higher resistor values)

• But a disadvantage is due to less current \rightarrow we have less fan out.


• Example 7.5: $P_{CC}(avg) = 919 \mu\text{W} \approx 1 \text{ mW}$

CH7: 7.10 High Speed TTL (HTTL)

• Resistor values are decreased to increase current.

\rightarrow Higher speed, \rightarrow Higher fan out

• Q_p is replaced by a Darlington pair \rightarrow which provides higher current.



$$I_O = (\beta + 1)^2 I_B \approx \beta^2 I_B$$

Basic TTL

vs

TOTEM Pole TTL

passive pull-up

active pull-up


$I_{passive}$

I_{active}

$I_{ch, passive}$

$I_{ch, active}$

1) Basic TTL:




$Q_0: sat \rightarrow off$, $V_o: L \rightarrow H \uparrow$

$I_{passive} = R_C \cdot C_{eq}$

$I_{passive} = \frac{V_{CC} - V_{CE(sat)}}{R_C}$ ^{initially}

2) TOTEM Pole TTL:




$Q_0: sat \rightarrow off$, $V_o: L \rightarrow H$

$I_{active} = R_{cp} \cdot C_{eq}$

$I_{active} = \frac{V_{CC} - V_{CE,p(FA)} - V_{OLow} - V_{CE(sat)}}{R_{cp}}$



- $R_{cp} \approx 0.1 R_C \rightarrow I_{active} < I_{passive} \quad \therefore \text{Active is faster}$
- $I_{active} > I_{passive} \quad \therefore \text{Active is faster}$

Shottky Diode :



SBD: Shottky Barrier Diode

Symbol:



in Hard EOS mode

$$I_C = \beta I_B = I_C' + I_{SBD} \quad , \quad I_C' = I_C - I_{SBD}$$

Shottky Clamped BJT:

- Regular BJT: $V_{BC}(sat) = V_{BE}(sat) - V_{CE}(sat) = 0.8 - 0.2 = 0.6 V$
- To avoid saturation, a SBD is connected between base and collector.
- When BJT tends to saturate (I_B' increases such that BJT is about sat), SBD turns on at (0.3 V) and $V_{BC} < V_{BC}(sat)$, also current is directed through SBD. This will prevent BJT from saturating, and transistor is said to operate in the [Hard mode]. (Some books called it EOS).

Operation modes for Q_{SBD} :

- 1) Cut-off: I_B' current is not enough to turn on SBD and the BJT.
 $I_B = I_E = I_C = 0, I_{SBD} = 0, Q_{SBD}$ is cut-off.
- 2) FA: I_B' increases, such that $V_B > V_E$ but $V_B < V_C$
 Q_{SBD} operates in FA mode $V_{BE}(FA) = 0.7 V$
- 3) Hard mode: SBD is on, $V_{SBD} < V_{BC}(sat)$, $BE \rightarrow +V_E$; Q_{SBD} in Hard mode.
 $I_C(Hard) = \beta I_B$, $I_C'(Hard) = I_C - I_{SBD}$

$$V_{CE}(Hard) = V_{BE}(Hard) - V_{SBD} = 0.8 - 0.3 = 0.5 V$$


4) Reverse Shottky (RS):

$V_B < V_E$, $V_{BE} < V_{BE(FA)} \rightarrow (B.E)_J$ Reverse biased.
but $V_B > V_C$, V_{SBD} is still on.

and since BJT'S $V_{BC} > V_{SBD}$, as in only SBD is on



$$I_B' = I_{SBD} = -I_C$$

$V_{BC, SBD} = V_{SBD} < V_{BC(FA)} \rightarrow Q$ is not RA mode but it is in RS mode



Example 8.1: find VTC and LS (Logic swing)

$$LS = V_{OH} - V_{OL}$$



Q_{SBD} off when input low \rightarrow Currents = 0
 $V_{OH} = V_{CC} = 5V$

When input high such that Q_{SBD} operates in it's hard mode.

$$V_{OL} = V_{CE(Hard)} = 0.5V$$

$$LS = 5 - 0.5 = 4.5V$$

$$V_{IL} = V_{BE(FA)} = 0.7V$$

$$V_{IH} = I_B R_B + V_{BE(hard)} , I_B = \frac{I_C}{\beta_F}$$

$$I_C = \frac{V_{CC} - V_{CE(hard)}}{R_C}$$

→ Faster circuit, Better HNM (V_{IH} decreases).

Q_S : drive splitter logic in version.

Example 8.2: Find VTC?

input low (blue). ignore $I_B(FA)$

Output high at $V_{OH} = V_{CC} - 2V_{BE}(FA) = 3.6V$.


When Q_S, Q_0 and Q_D turn on (FA)

$$V_{IL} = -V_{CE,I}(\text{hard}) + 2V_{BE}(FA) = 0.9V$$


When Q_S, Q_0 and Q_D turn hard

$$V_{IH} = -V_{CE,I}(\text{hard}) + 2V_{BE}(\text{hard}) = 1.1V$$

$V_{OL} = V_{CE,O}(\text{hard}) = 0.5V$.



CH8: 8.4 STTL Fan_out



$$I_{IL} = \frac{V_{CC} - V_{BE,I}(\text{hard}) - V_{CE,O}(\text{hard})}{R_B}$$

$$I_{OL} = I_{C,O} = \beta I_{B,O} \quad , \quad I_{SBD}(\text{neglected})$$

$$I_{B,O} = I_{E,S} - I_{RE,D} \quad , \quad \text{neglect } I_{B,D}(\text{hard})$$

$$I_{RE,D} = \frac{V_{BE,O}(\text{hard}) - V_{CE,D}(\text{hard})}{R_{CD}} \quad , \quad R_{CD} < R_{BD}$$

Collector Current Base Current

$$I_{E,S} = I_{C,S} + I_{B,S}$$

$$I_{C,S} = I_{RE} = \frac{V_{CC} - V_{CE,S}(\text{hard}) - V_{BE,O}(\text{hard})}{R_C} \quad , \quad \text{ignore } I_{BP}(\text{FA})$$

$$I_{B,S} = I_{RB} = \frac{V_{CC} - V_{BC}(RS) - 2V_{BE}(\text{hard})}{R_B}$$

$$V_{BC}(RS) = V_{SBD} = 0.3V \quad , \quad N = \frac{I_{OL}}{I_{IL}}$$

Section example: $N = 149$
8.3

CH8: 8.5 Power Dissipation

• $I_{CC}(OL) \Rightarrow$

$$I_{REP}(OL) = I_{REP} = \frac{V_{CE,S} + V_{BE,O} - V_{BE,P}}{R_{EP}}$$

$$I_{RC}(OL) = \frac{V_{CC} - V_{CE,S}(\text{hard}) - V_{BE,O}(\text{hard})}{R_C}$$

$$I_{RB}(OL) = \frac{V_{CC} - V_{SBD} - 2V_{BE}(\text{hard})}{R_B}$$

$$I_{CC}(OL) = I_{REP} + I_{RC} + I_{RB}$$

• $I_{CC}(OH) \Rightarrow$

$$I_{REP}(OH) = \frac{V_{CC} - V_{BE,O}}{R_{EP}} \quad , \quad \text{ignore } I_{BP}(\text{FA}) = I_{RC}(OH) \approx 0 \quad , \quad \text{low input}$$


$$I_{RB}(OH) = \frac{V_{CC} - V_{BE,I}(\text{hard}) - V_{CE}(\text{hard})}{R_B}$$

$$I_{cc}(OH) = I_{RcD} + I_{RB}(OH)$$

$$P_{cc}(avg) = \frac{I_{cc}(OH) + I_{cc}(OL)}{2} \cdot V_{cc}$$


Example 8.4 = 20.05 mW

CH8: 8.6 Low Power STTL (LSTTL)



Q_I replaced by DI , no need since Q_S does not saturate.

CHAPTER 11: Basic Emitter Coupled Logic ECL



for FA = ECL

$V_{BE(ECL)} = 0.75 \text{ V}$

In general:

$Q_{I \text{ ON}} \rightarrow V_E = V_{IN} - V_{BE, I}$

$Q_{R \text{ ON}} \rightarrow V_E = V_{BB} - V_{BE, R} \quad , \quad I_{RE} = \frac{V_E + V_{EE}}{R_E}$

$V_{INV} = V_{CC} - I_{C, I} R_{C, I} \quad , \quad V_{NINV} = V_{CC} - I_{C, R} R_{C, R}$

$V_{IN} < V_{BB}$ such that Q_I off, Q_R on.

V_{NOT} is high $\rightarrow I_{C, I} = 0$

V_{NINV} is low $V_{NINV} = V_{CC} - \frac{I_E}{I_C, R} R_{C, R}$

If $V_{IN} > V_{BB}$, such that Q_I is on, Q_R is off.

$V_{INV} = V_{CC} - \frac{I_{RE}}{I_C, I} R_{C, I}$, Logic Low

$V_{NINV} = V_{CC}$, Logic high, $I_{C, R} = 0$

CH 11: 11.2 ECL Current switch VTC

FA base current will be ignored

$V_{OH} \rightarrow$

$V_{IN} < V_{BB}$, and V_{BB} is high enough to turn Q_R to FA Region

$V_E = V_{BB} - V_{BE, R (ECL)}$

$V_{BE, I} = V_{IN} - V_E = \underbrace{V_{IN} - V_{BB}}_{-V_e} + V_{BE, R (ECL)}$

Since $V_{IN} - V_{BB} < 0$ ($V_{IN} < V_{BB}$)

$V_{BE,I} < V_{BE}(ECL) \rightarrow Q_I$ is off.

$I_{C,I} = 0$, $V_o = V_{OH} = V_{CC} = V_{IN}$


When $V_{IN} = V_{BB} \rightarrow$ both are on (FA)

$I_{C,I} = I_{C,R} = \frac{I_{RE}}{2}$, $I_{RE} = \frac{V_{BB} - V_{BE} + V_{EE}}{R_E}$

$V_{INV} = V_{NINV} = V_{CC} - \frac{I_{RE}}{2} \cdot R_{C,I}$

For certain values of $R_{C,I}$ and $R_{C,R} \rightarrow V_{out} = V_{BB} = V_{IN}$

V_{IL} and V_{IH} :
Transition width between
OH and OL is equal to
0.1 V. ($TW = 0.1V$)



$V_{IL} = V_{BB} - 0.05$

$V_{IH} = V_{BB} + 0.05$

$V_{INV} (V_{IN} > V_{BB})$

$V_{IN} - V_{BE}(sat) = 3.5 - 0.6 = 2.9V$

when $V_{IL} < V_{IN} < V_{BB} \rightarrow Q_R$ is more on than Q_I

when $V_{BB} < V_{IN} < V_{IH} \rightarrow Q_I$ is more on than Q_R

$V_{OL} \rightarrow V_{IN} > V_{BB}$ at $V_{IN} \geq V_{BB} + 0.05 \rightarrow Q_I$ is on.

$V_E = V_{IN} - V_{BE,I}(ECL)$

$V_{BE,R} = V_{BB} - V_E = V_{BB} - V_{IN} + V_{BE,I}(ECL) = V_{BB} - V_{BB} - 0.05 + V_{BE}(ECL)$
 $= V_{BE} - 0.05 < V_{BE}(ECL)$
 $\therefore Q_R$ is off.

$I_{C,R} = 0$, $I_{C,I} = I_{RE}$

$V_{INV} = V_{OL} = V_{CC} - I_{RE} R_{C,I}$

$I_{RE} = \frac{V_{IN} - V_{BE,I}(ECL) + V_{EE}}{R_E}$

$\therefore V_{OL} = V_{CC} - (V_{IN} - V_{BE,I} + V_{EE}) \frac{R_{C,I}}{R_E}$

When Q_I saturates:

$$V_{IN} = V_S$$

$$I_{C,I} = \frac{V_S - V_{BE}(\text{sat}) + V_{EE}}{R_E}$$


$$V_{INV} = V_{CC} - \frac{R_C I}{R_E} [V_{IN} - V_{BE,I}(\text{sat}) + V_{EE}] \quad \text{--- (1)}$$

$$V_{INV} = V_S - V_{BC}(\text{sat}) \quad \text{--- (2)}$$

Solve for V_{INV} and V_S

$$V_S = \frac{V_{CC} + V_{BC}(\text{sat}) + \frac{R_C I}{R_E} [V_{BE}(\text{sat}) - V_{EE}]}{1 + \frac{R_C I}{R_E}}$$

For V_{INV} :



$V_{BR} \rightarrow$ Constant ; Q_R does not saturate

Example 11.1: $V_{BR} = 2.6 \text{ V}$, $R_C I, R_C R, R_E = 1 \text{ k}$

$V_{CC} = 5 \text{ V}$, $V_{EE} = \text{GND}$

$V_{BC}(\text{sat}) = 0.6$, $V_{BE}(\text{ECL}) = 0.75 \text{ V}$

$$V_{OH} = 5 \text{ V}$$

$$V_{IL} = 2.6 - 0.05 = 2.55 \text{ V}$$

$$V_{IH} = 2.6 + 0.05 = 2.65 \text{ V}$$


$$V_{OL} = V_{CC} - \frac{R_C I}{R_E} (V_{IN} - V_{BE} + V_{EE}) = 3.1 \text{ V}$$

$$V_S = \frac{5 + 0.6 + \frac{1 \text{ k}}{1 \text{ k}} [0.8 - 0]}{1 + \frac{1 \text{ k}}{1 \text{ k}}} = 3.2 \text{ V} \quad , \quad V_{INV}(V_S) = 3.2 - 0.6 = 2.6 \text{ V}$$

Advantages of ECL current switch:

- 1) low sensitivity to noise, due to the cct's nature as a differential cct, if an external signal interferes, it will be cancelled out.
- 2) Current drawn from power supply is stable during switching.
- 3) Two complementary outputs: V_{INV} , V_{NINV} .
- 4) Outputs are referenced to V_{cc} which can be replaced with GND for more stability.

CH11: 11.4 Basic ECL NOR/OR Gate.




if Any input is high:

Corresponding input Q is on, Q_R is off, current flows in R_{CI} , V_{nor} is low, V_{or} is high.

if All inputs low:

Q_{IA} , Q_{IB} off, Q_R ON \rightarrow V_{nor} High, V_{or} low

A	B	V_{nor}	V_{or}
0	0	1	0
0	1	0	1
1	0	0	1
1	1	0	1



- Advantages:
- 1) high current (higher fan-out)
 - 2) high switching capabilities → does not saturate.
 - 3) leveled shifting of output by V_{BE}

- Disadvantages:
- 1) high current produces high power dissipation
 - 2) Also high current produce large spike due to fast switching.

CH 11: 11.6 VTC for MECL: • for V_{NOR}

V_{OH} : low input such that Q_I , off and Q_R , ON.

$$V_{NOR} = V_{OH} = 0 - I_{B,BN} R_{CI} - V_{BE,BN} (ECL)$$

To find $I_{B,BN}$:

$$0 + I_{B,BN} R_{CI} + V_{BE,BN} (ECL) + \cancel{I_{E,BN} (ECL) R_N} - V_{EE} = 0$$

$$I_{B,BN} = \frac{V_{EE} - V_{BE} (ECL)}{R_{CI} + (1 + \beta_f) R_N}$$

V_{IL} and V_{IH} : Same as current switch

$$V_{IL} = V_{BB} - 0.05, \quad V_{IH} = V_{BB} + 0.05$$

V_{OL} : Q_{IS} , ON and Q_R , off: ignore $I_{B,BN} (FA)$

∴ $I_{RCI} = 2 I_{CI} = I_{RE}$

where $I_{RE} = \frac{V_{IN} - V_{BE, I(ECL)} + V_{EE}}{R_E}$

$$V_{NOR} = V_{OL} = - \frac{I_{RCI} R_{CI}}{R_{CI}} - V_{BE, BN} (ECL)$$

V_S when Q_S saturates:

$$V_{B,BN} = \frac{V_S}{I_N} - V_{BC,I(sat)}$$


$$\begin{aligned} V_{NOR}(V_S) &= V_{B,BN} - V_{BE,BN}(ECL) \\ &= V_S - V_{BC,I(sat)} - V_{BE,BN}(ECL) \end{aligned}$$

$$\text{where } V_S = \frac{V_{BC,I(sat)} + \frac{R_C I}{R_E} [V_{BE,I(sat)} - V_{EE}]}{1 + \frac{R_C I}{R_E}}$$

Noise sensitivity: quantity effects of input variations on output.

$$N_{SH} = V_{OH} - V_M$$

$$N_{SL} = V_M - V_{OL}$$



Noise immunity = $\frac{\text{Sensitivity}}{\text{logic swing}}$

$$N_{IH} = \frac{N_{SH}}{LS}, \quad N_{IL} = \frac{N_{SL}}{LS}, \quad \text{where } LS = V_{OH} - V_{OL}$$

Example 11.2: Find LS , noise margins and noise immunity.

$$V_{BB} = -1.175 \bar{V} = V_M$$

$$V_{OH} = -0.76 \bar{V}, \quad V_{IL} = -1.225 \bar{V}$$

$$V_{IH} = -1.125 \bar{V}, \quad V_{OL} = -1.55 \bar{V}$$

$$V_S = -0.29 \bar{V}$$

$$LS = -0.76 - (-1.55) = 0.79 \bar{V}$$


$$HNM = -0.76 - (-1.125) = 0.365 \bar{V}$$

$$LNM = -1.225 - (-1.55) = 0.325 \bar{V}$$

Noise margins are low, but not a problem since logic swing is small.

$$NIH = \frac{-0.76 - (-1.175)}{0.79} = 0.53 \bar{V}$$

$$NIL = \frac{-1.175 - (-1.55)}{0.79} = 0.475 \bar{V}$$




CH11: 11.7 MECL I Fan-out

Output at NoR Driver, input at Q_I'

if input is low, Q_I' is off and $I_{I'} = 0$

- ↳ Fan-out can't be found at 0/L
- ↳ Fan-out is found at 0/H



$$N = \frac{I_{OH}}{I_{IH}}$$

$$I_{IH} = I_{B'} , I = \frac{I_{E'} \cdot I}{(\beta_F + 1)}$$

$$I_{E'} \cdot I = \frac{V_{OH} - V_{BE', I (ECL)} + V_{EE}}{R_{E'}}$$

$$I_{OH} = I_{E, BN} - I_{RDN}$$


$$I_{E, BN} = (\beta_F + 1) I_{B, BN}$$

$$I_{B, BN} = \frac{0 - V_{BE, BN (ECL)} - V_{OH}}{R_{C1}}$$

$$I_{RDN} = \frac{V_{OH} + V_{EE}}{R_{DN}}$$

unlike TTL, where the driver output sinks the load current and thus doesn't affect the output's voltage, the ECL's load draws current from the ECL's driver, which decreases the V_{OH} 's voltage as load gates increase

CH11: 11.8 MECL Power Dissipation



$$I_{EE (OH)} : \text{ (For } NOH \text{)}$$

$$I_{RE (OH)} = \frac{V_{BB} - V_{BE, R} + V_{EE}}{R_E}$$

$$I_{RDN (OH)} = \frac{V_{OH} + V_{EE}}{R_{DN}}$$

P.54

CH11: 11-8 MECL Power Dissipation

13-11-2016
Sunday

$$I_{RDO}(OH) = \frac{V_{OL} + V_{EE}}{R_{DO}}$$

$$I_{EE}(OH) = I_{RE} + I_{RDN} + I_{RDO}$$

$$\bullet I_{EE}(OL): (NOL)$$

$$I_{RDN}(OL) = \frac{V_{OL} + V_{EE}}{R_{DN}}$$

$$I_{RE}(OL) = \frac{V_{IH} - V_{BE,I} + V_{EE}}{R_E}$$


$$I_{RDO}(OL) = \frac{V_{OH} + V_{EE}}{R_{DO}}$$

$$I_{EE}(OL) = \sum I$$

$$\bullet P_{EE} = V_{EE} \frac{I_{EE}(OH) + I_{EE}(OL)}{2}$$

CH16: 16.3 MOSFET modes of operation.

N-channel MOSFET.



• Threshold Voltage (V_T)

→ $V_{GS} > V_{TN}$ for an electrical channel to be induced between Drain and Source.

• Enhancement V_{TN} , +ve

• depletion V_{TN} , -ve

1) Cut off $V_{GS} < V_{TN}$, $I_D = 0$ → MOSFET is off.

2) Linear Mode $V_{GS} \geq V_{TN}$, $V_{DS} < V_{DS}(sat)$
 $V_{DS} < V_{GS} - V_{TN}$

$$I_D (Lin) = k [(V_{GS} - V_T) V_{DS} - \frac{V_{DS}^2}{2}]$$



↑
Transconductance parameter

3) Saturation Mode

$$V_{GS} \geq V_{TN}$$

$$V_{DS} \geq V_{DS}(sat) \rightarrow V_{DS} \geq V_{GS} - V_{TN}$$

$$I_{DS}(sat) = \frac{k}{2} (V_{GS} - V_T)^2$$

CH16: 16.4 Transconductance (A/V^2)

$$K_n = \mu C_{ox} \frac{W}{L}$$

μ : mobility for electrons

C_{ox} : Capacitance for oxide

$$C_{ox} = \frac{\epsilon_{ox} \rightarrow \text{Permittivity}}{t_{ox} \rightarrow \text{thickness}} \quad \left. \vphantom{C_{ox}} \right\} \text{oxide}$$

CH16: 6: P-Channel MOSFET.

V_{TP} : Enhancement -VE
Depletion +VE

1) Cut-off: $V_{G,P} \leq -V_{TP}$

$$I_{D,P} = 0$$

2) Linear $V_{G,P} \geq -V_{TP}$
 $V_{D,P} < V_{G,P} + V_{TP}$

$$I_{D,P} (\text{Lin}) = k_p \left[(V_{G,P} + V_{TP}) V_{D,P} - \frac{V_{D,P}^2}{2} \right]$$

$\xrightarrow{\text{sat}} V_{D,P}(\text{sat})$

3) Saturation: $V_{G,P} \geq -V_{TP}$, $V_{D,P} \geq (V_{G,P} + V_{TP})$

$$I_{D,P}(\text{sat}) = \frac{k_p}{2} (V_{G,P} + V_{TP})^2$$


CH17: 17.1 General NMOS Inverter

for Linear:

$$V_o = V_{DS}$$

$$V_{IN} = V_{GS}$$

$$I_D = I_L = \frac{V_{DD} - V_{DS}}{R_L}$$



↙ Lin

 CH17: 17.2 Zero Drain current active MOSFET

$$V_{DS} < V_{GS} - V_T, \quad V_{DS} + V_e, \quad V_{DS} > 0$$

$$V_{GS} - V_T > 0$$

$$V_{GS} > V_T \rightarrow \text{Active}$$

$$(V_{DS} < V_{DS}(\text{sat}))$$

* Prove analytically :-

$$I_D(\text{Lin}) = K \left[(V_{GS} - V_{TN}) V_{DS} - \frac{V_{DS}^2}{2} \right]$$

$$V_{DS} = 0 \rightarrow I_D = 0$$

$$V_{DS} = 2(V_{GS} - V_{TN})$$

X NOT Applicable because V_{DS} can't be higher than $V_{DS}(\text{sat})$

For high V_{GS} , low V_{DS} and proper load, NMOS is used as a pull down cct.

Example 17.1: Find resistance of D-S channel (R_{DS}) if $V_{DS}=3V$, and $V_{GS}=0$, $V_T=1V$, $k=40 \mu A/V^2$ for Lin mode.

$$R_{DS} = \frac{V_{DS}}{I_{DS}}$$

$$I_D (\text{Lin}) = k [(V_{GS} - V_{TN})V_{DS} - \frac{V_{DS}^2}{2}]$$

$$R_{DS} = \frac{dV_{DS}}{dI_{DS}}, \quad \frac{dI_{DS}}{dV_{DS}} = k(V_{GS} - V_{TN} - V_{DS})$$

$$R_{DS} = \frac{1}{k(V_{GS} - V_{TN} - V_{DS})} = \frac{1}{40 \mu A (5 - 1 - 3)} = 25 \text{ K}\Omega$$


$$R_{DS} = 6.25 \text{ K}\Omega$$

$V_{DS}=0$


As V_{DS} decreases, R_{DS} decreased, conductivity increased, which is useful for NMOS as a pull down device.

Example 17.2: Draw VTC for the given I-V MOSFET curve

$V_{DD}=10V$, $R_L=1K$.



$V_{out} =$
 V_{DS}



(Sat)

$$V_{DS} = V_{GS} - V_T$$

$$V_{DS} = 1 - 1 = 0$$

$$V_{DS} \Big|_2 = 2 - 1 = 1$$

$$V_{IN} = V_{GS}$$

Prove that V_{DS} equals the values in graph using $I_D(\text{Lin})$, $I_D(\text{sat})$

* for A, B, C use $I_{D(\text{sat})} = \frac{K}{2} [V_{GS} - V_T]^2$

$$V_{DS} = V_{DD} - I_D R_L$$

* for D, E use $I_D(\text{Lin}) = K [(V_{GS} - V_{TN}) V_{DS} - \frac{V_{DS}^2}{2}]$

$$\begin{cases} V_{DS} = V_{DD} - I_D R_L \\ \text{solve for } I_D \text{ and } V_{DS} \end{cases}$$

Example 17.4: Partial differential of an NMOS I_D Expression.

$$I_D(\text{Lin}) = K [(V_{GS} - V_{TN}) V_{DS} - \frac{V_{DS}^2}{2}]$$

$$dI_D(V_{GS}, V_{DS}) = \frac{\partial I_D}{\partial V_{GS}} dV_{GS} + \frac{\partial I_D}{\partial V_{DS}} dV_{DS}$$

\swarrow \searrow
 dV_{IN} dV_{out}

$$\frac{\partial I_D}{\partial V_{GS}} = K V_{DS}, \quad \frac{\partial I_D}{\partial V_{DS}} = K (V_{GS} - V_T - V_{DS})$$

$$dI_D = K V_{DS} dV_{GS} + K (V_{GS} - V_T - V_{DS}) dV_{DS}$$

CH17:

Example 17.6: Power Dissipation

* Static power Dissipation

$$P_{DD}(\text{static})_{(\text{avg})} = \frac{I_{DD}(\text{OH}) + I_{DD}(\text{OL})}{2} V_{DD}$$

* Dynamic power Dissipation, which occurs during transition between Olp high and Olp Low

* for BJT this power wasn't considered because it is small compared to static power Dissipation.

$$P_{D,dyn} = C_L \cdot V \cdot V_{DD}^2 \cdot f$$

Capacitance of load "f"
 switching frequency "Hz"

Example 17.51 $V_{DD} = 5V$, $f = 0.5MHz$, $C_L = 10pF$
 $I_{DD}(OH) = 5mA$, $I_{DD}(OL) = 100\mu A$
 find total P_{DD} ?


$$P_{DD,ST} = \frac{100\mu + 5m}{2} \times 5 = 262\mu W$$

$$P_{DD,dyn} = 10p \times 0.5M \times 25 = 125\mu W$$

$$P_{tot} = 262 + 125 = 387\mu W$$

CH17: 17.7 Fan-Out.


Current at gate = 0 → Current can't be used to find fan-out




- 1) Charging of C_L (O/P L → H)
(I/P H → L)

NMOS is off and 100% of I_L charges load capacitance.

$$I_L = I_{CL} = \frac{cdV_{CL}}{dt} = \frac{cdv_{out}}{dt}$$



- 2) Discharging (O/P H → L)
(I/P L → H)



$$I_{CL} = I_L - I_D, \quad I_D > I_L$$

$$= -C_L \frac{dv_{out}}{dt}$$

• Fan-out depends on load capacitance which affect propagation delay.

• Time required for switching between high and low depends on C_L

Example 17.6: find C_L , $I_{CRG} = 50 \mu A$, $I_{Dis} = -20 \mu A$
 $\Delta t = 1 \mu S$, $V_{OL} = 0.5 V$, $V_{OH} = 5 V$

$$I_{CL} = C_L \frac{dV_{out}}{dt} = C_L \frac{\Delta V_{out}}{\Delta t}$$

ori $dt = C_L \frac{dV_{out}}{I_{CL}}$, I_{CL} varies between charging and dis.
Assume Const. for simplicity

$$\int_{t_1}^{t_2} dt = \frac{C_L}{I_{CL}} \int_{V_1}^{V_2} dV_{out}$$

$$t_2 - t_1 = \frac{C_L}{I_{CL}} (V_2 - V_1)$$

$$\Delta t = \frac{C_L}{I_{CC}} \Delta V_{out}$$

$$C_L = I_{CL} \frac{\Delta t}{\Delta V_{out}}$$

* for $I_{CRG} = 50 \mu A$

$$C_L = \frac{50 (1M)}{5 - 0.5} = 11.1 \text{ pF}$$

* for $I_{Cdis} = \frac{(1-20M)(1M)}{0.5-5}$

$$= 4.44 \text{ pF}$$

• If we choose $C_L = 11.1 \text{ pF}$

$$\Delta t |_{ch} = \frac{C_L}{I_{CL}} \Delta V_{out} = 1 \mu S$$

$$\Delta t |_{dis} = \frac{11.1}{-20} (1 - 4.5) = 2.5 \mu S > 1 \mu S$$

↳ we can't use $C_L = 11.1 \text{ pF}$ since discharging needs time higher than $\Delta t = 1 \mu S$

$$\text{↳ Try } 4.44 \text{ pF: } \Delta t |_{ch} = \frac{4.44 (4.5)}{50 \mu} < 1 \mu S$$


$$\Delta t |_{dis} = \frac{4.44 (-4.5)}{20 \mu} = 1 \mu S \quad \therefore \text{Choose } C_L = 4.44 \text{ pF}$$

* High to Low transition Limits the value of the capacitance.

* Obvious, Since charging current is higher than discharging.

fan_out: The Max Load capacitance that can be driven and maintain an acceptable switching time.

CHAPTER 19: saturated Enhancement-only Loaded NMOS Inverter



$V_{IN} = V_{GS,0}$

$V_{out} = V_{DS,0} = V_{DD} - V_{DS,L}$

* G_L and D_L are connected $V_{GS,L} = V_{DS,L}$

$V_{GS,L} > V_{GS,L} - V_T$

$V_{DS,L} > V_{GS,L} - V_T \rightarrow N_L$ is saturating.

$V_{DS,L}(\text{sat})$

CH 19: 19.1-19.3 VTC of E-only NMOS Inverter

$V_{IN} = V_{GS,0} < V_{T,0}$, NMOS \rightarrow cut-off

$I_{D,0}(\text{off}) = 0 = I_{D,L}(\text{sat}) = \frac{K_L}{2} (V_{GS} - V_{T,L})^2$

$V_{GS,L} = V_{T,L} = V_{DS,L}$

$V_{out} = V_{DD} - V_{DS,L} = V_{DD} - V_{T,L} = V_{OH}$

• V_I :

$$V_{IN} = V_{GS,O} = V_{T,O} = V_{I,L} \rightarrow \text{low}$$

• when $V_{IN} = V_{GS,O} > V_{T,O}$ → both transistors are in sat. region
Find V_{out} as function of V_{IN} , $I_{D,L}(\text{sat}) = I_{D,O}(\text{sat})$.

$$I_{D,L}(\text{sat}) = I_{D,O}(\text{sat})$$

$$\frac{K_L}{2} (V_{GS,L} - V_{T,L})^2 = \frac{K_O}{2} (V_{GS,O} - V_{T,O})^2$$

$$V_{GS,O} = V_{IN}$$

$$V_{GS,L} = V_{DS,L} = V_{DD} - V_{out}$$

$$V_{out} = - \sqrt{\frac{K_O}{K_L}} V_{in} + V_{T,O} \sqrt{\frac{K_O}{K_L}} + V_{DD} - V_{T,L} \quad \textcircled{1}$$

* The larger $\sqrt{\frac{K_O}{K_L}}$ → the steeper the transition.

* Middle pt V_M :

when $V_{IN} = V_{out} = V_M$ → both sat

in eq(1) substitute for V_{IN} and V_{out} with V_M .

$$V_M = \frac{(V_{DD} - V_{T,L} + V_{T,O} \sqrt{\frac{K_O}{K_L}})}{1 + \sqrt{\frac{K_O}{K_L}}}$$

• V_{IH} at $\frac{dV_{out}}{dV_{in}} = -1$

$N_O \rightarrow \text{Lin}$, $N_L \rightarrow \text{Sat}$

$$I_{D,O}(\text{Lin}) = K_O \left[(V_{GS} - V_{T,O}) V_{DS,O} - \frac{V_{DS,O}^2}{2} \right]$$

$$V_{GS,O} = V_{IN}, \quad V_{DS,O} = V_{out}$$

$$I_{D,o}(\text{lin}) = K_o \left[(V_{IN} - V_{T,o}) V_{out} - \frac{V_{out}^2}{2} \right] \dots (2)$$

$$I_{D,L}(\text{sat}) = \frac{K_o}{2} [V_{DD} - V_{out} - V_{T,L}]^2 \dots (3)$$

$$dI_{D,L} = \frac{dI_{D,L}}{dV_{out}} dV_{out} \dots (6)$$

$$dI_{D,o} = \frac{dI_{D,o}}{dV_{IN}} dV_{IN} + \frac{dI_{D,o}}{dV_{out}} dV_{out} \dots (5)$$

Set (5) = (6) and solve for $\frac{dV_{out}}{dV_{in}}$

$$\frac{dI_{D,o}}{dV_{IN}} dV_{IN} = \frac{dI_{D,L}}{dV_{out}} dV_{out} - \frac{dI_{D,o}}{dV_{out}} dV_{out}$$

$$\frac{dV_{out}}{dV_{in}} = \frac{dI_{D,o}}{dV_{IN}} / \left[\frac{dI_{D,L}}{dV_{out}} - \frac{dI_{D,o}}{dV_{out}} \right]$$

After deriving $\rightarrow = -1$

$$V_{out}(V_{IH}) = \frac{K_o (V_{IH} - V_{T,o}) + K_L (V_{DD} - V_{T,L})}{2K_o + K_L}$$

* For another relation between V_{IH} and $V_o(V_{IH})$

Set $I_{D,L}(\text{sat}) = I_{D,o}(\text{lin})$

and solve for V_{IH} also substitute for $V_o(V_{IH})$
from eq (6)

$$V_{IH} = V_{T,o} + \frac{2(V_{DD} - V_{T,L})}{\sqrt{\frac{3K_o}{K_L}} + 1}$$

- V_{OL} , N_L (sect), N_0 (lin)

$$I_{D,L} \text{ (sect)} = I_{D,0} \text{ (lin)}$$

$$V_{GS,0} = V_{IN} = V_{OH} = V_{DD} - V_{TL}$$



$$V_{DS,0} = V_{OL}$$

$$V_{GS,L} = V_{DD} - V_{OL}$$


$$\Rightarrow V_{OL} = \frac{K_L (V_{DD} - V_{TL})^2}{2K_L (V_{DD} - V_{TL}) + 2K_0 (V_{DD} - V_{TL,L} - V_{TL,0})}$$

- $LNM = V_{IL} - V_0(IH)$
- $HNM = V_{OH} - V_{IH}$

$V_0(V_{IL})$



Graphical Solution



$$V_{DS}(\text{sat}) = V_{GS} - V_T$$

$$V_{out} = V_{DD} - V_{DS,L}$$

$$= V_{DD} - V_{GS,L}$$

$$\rightarrow V_{DS,L} = V_{GS,L}$$

$$V_{out} = V_{DD} - V_{TL}$$

$$V_{OL}$$

• at y \Rightarrow

$$V_{DS,0} = 0$$

$$I_{D,L}(\text{sat}) = \frac{K_L}{2} (V_{GS,L} - V_{TL})^2$$

$$V_{GS,L} = V_{DS,L} = V_{DD} - V_{out} = V_{DD} - \underset{0}{V_{DS,0}}$$

$$\therefore V_{GS,L} = V_{DD}$$


$$I_{D,L} = \frac{K_L}{2} (V_{DD} - V_{TL})^2$$

• at X \Rightarrow

$$I_{D,L}(\text{sat}) = 0 = \frac{K_L}{2} (V_{GS,L} - V_{TL})^2 = 0$$

$$\rightarrow V_{GS} = V_{TL}$$

$$V_{OL}: V_{IN} = V_{OH} = V_{DD} - V_{TL}$$



CH 19.11 \Rightarrow 19.5 power Dissipation

$$P_{DD, stat} = \frac{I_{DD}(oH) + I_{DD}(oL)}{2} \cdot V_{DD}$$

$\Rightarrow I_{DD}(oH) \rightsquigarrow$ input low \rightsquigarrow NL sat \rightsquigarrow No off

$$I_{DL} = I_{DN} = 0 = I_{DD}(oH)$$

$\Rightarrow I_{DD}(oL)$, input high \rightsquigarrow NL sat \rightarrow No lin

$$I_{DD}(oL) = I_{DL}(sat) = I_{D0}(lin) = K_0 \left[(V_{GS,0} - V_{T0}) V_{DS0} - \frac{V_{DS0}^2}{2} \right]$$

$$P_{DD, Dyn} = C_L \cdot V_{DD}^2$$

• read example 19.3 8-

⇒ Example 19.12

Find critical pts, $V_{DD} = 10V$, $\left(\frac{W}{L}\right)_0 = \frac{10Mm}{5Mm}$

$(k' = 20 \mu A/V^2, V_T = 1.2V)$ For both. $\left(\frac{W}{L}\right)_L = \frac{5M}{15M}$

$$K = \underbrace{\mu C_{ox}}_{k'} \times \frac{W}{L}$$

$$K = k' \frac{W}{L} \rightarrow K_L = \frac{5}{15} \times 20M = 6.67 \frac{\mu A}{V^2}$$

$$K_0 = \frac{10}{5} \times 20 = 40 \frac{\mu A}{V^2}$$

$$\frac{K_0}{K_L} = \frac{40}{6.67} = 6$$

$$V_{OH} = 10 - 1.2 = 8.8V$$


$$V_{IL} = V_{T10} = 1.2V$$

$$V_{OL} = 0.71V$$

$$V_{IH} = 5.24V$$

$$V_{out} (V_{IH}) = 2.25V$$

$$V_M = 3.4V$$



CHAPTER 23: 23.1+23.4 CMOS Inverter / VTC




FIGURE 23.1 CMOS Inverter: (a) Circuit with complementary NMOS and PMOS output MOSFETs, (b) Voltage transfer characteristic

→ P_o turns off when:-

$$V_{SG} \leq -V_{TP}$$

$$V_{DD} - V_{IN} \leq V_{TP} \rightarrow V_{IN} \geq V_{DD} + V_{TP}$$

→ V_{OH}

$$V_{IN} = V_{GS} = 0, \quad V_{GS} < V_{TN}$$

→ N_o is off

$$V_{SG} = V_{DD} - \frac{V_{O}}{V_{IN}} = V_{DD} > -V_{TP}$$

$$V_{SDP} < V_{SGP} + V_{TP} \rightarrow P_o \text{ is Lin}$$

$$I_{DN} (off) = I_{DP} (Lin) = k_p \left[(V_{SG} + V_{TP}) V_{SDP} - \frac{V_{SDP}^2}{2} \right]$$

$$V_{SDP} = 0$$

$$V_{out} = V_{DD} - V_{SDP}$$

$$* V_{OH} = V_{out} = V_{DD}$$

$$\rightarrow V_{OL} : \quad V_{IN} = V_{DD} \Rightarrow \text{No is Linear}$$

$$\text{for } P_0: \quad V_{SG} = V_{DD} - V_{IN} = V_{DD} - V_{DD} = 0 < -V_{TP}$$

$$\Rightarrow P_0 \text{ is off}$$

$$I_{DP}(\text{off}) = I_{DN}(\text{lin}) = 0$$

$$K_n \left[(V_{GS} - V_{TN}) V_{DS} - \frac{V_{DS}^2}{2} \right] = 0 \rightarrow V_{DSN} = 0$$

$$* V_{OL} = V_{out} = V_{DSN} = 0$$

→ Mid V_M :

$$\text{Both sat: } I_{DN}(\text{sat}) = I_{DP}(\text{sat})$$

$$\frac{K_n}{2} (V_{GS} - V_{TN})^2 = \frac{K_p}{2} (V_{SG} + V_{TP})^2$$

$$V_{IN} = V_M$$

$$V_{DD} - V_{IN} = V_{DD} - V_M$$

Solve for V_M :

$$V_M = \frac{V_{DD} + V_{TP} + V_{TN} \sqrt{\frac{K_n}{K_p}}}{1 + \sqrt{\frac{K_n}{K_p}}}$$

$$\rightarrow V_{IL} \text{ at } \frac{dv_{out}}{dv_{in}} = -1 \Rightarrow P_0 \text{ Lin, No sat}$$

$$I_{DP}(\text{Lin}) = I_{DN}(\text{sat})$$

$$K_p \left[(V_{SGP} + V_{TP}) V_{SDP} - \frac{V_{SDP}^2}{2} \right] = \frac{K_n}{2} \left[V_{DS} - V_{TN} \right]^2$$

$$K_p \left[(V_{DD} - V_{IN} + V_{TP}) (V_{DD} - V_{out}) - \frac{(V_{DD} - V_{out})^2}{2} \right] = \frac{K_n}{2} (V_{IN} - V_{TN})^2 \quad (1)$$

$$dI_{DP} (V_{IN}, V_{out}) = dI_{DN} (V_{IN})$$

$$\frac{dI_{DP}}{dV_{IN}} dV_{IN} + \frac{dI_{DP}}{dV_{out}} dV_{out} = \frac{dI_{DN}}{dV_{IN}} dV_{IN}$$

$$\frac{dV_{out}}{dV_{in}} = \frac{\frac{dI_{DN}}{dV_{in}} - \frac{dI_{DP}}{dV_{in}}}{\frac{dI_{DP}}{dV_{out}}} = -1$$

$$\frac{dI_{DN}}{dV_{IN}} - \frac{dI_{DP}}{dV_{IN}} = -\frac{dI_{DP}}{dV_{out}}$$

$$\frac{2 K_n}{2} (V_{IN} - V_{TN}) - [-K_p (V_{DD} - V_{out})] = -K_p [-(V_{DD} - V_{IN} + V_{TP}) + V_{DD} - V_{out}]$$

rearrange: $* V_{IL} = \frac{2V_{out} - V_{DD} + V_{TP} + \frac{K_n}{K_p} \cdot V_{TN}}{1 + \frac{K_n}{K_p}}$

\swarrow
 $V_{out} (V_{IL})$

→ To find $V_{out}(V_{IL})$ use eq [1]

→ V_{IH} No (Lin), P_o (sat)

$$I_{DN}(\text{Lin}) = I_{DP}(\text{sat}) \quad (2)$$

$$K_n \left[(V_{GS} - V_{TN}) V_{DS} - \frac{V_{DS}^2}{2} \right] = \frac{K_p}{2} (V_{DD} - V_{IH} + V_{TP})^2$$

\swarrow
 V_{IN}

\swarrow
 V_{out}^2

$$* V_{IH} = \frac{V_{DD} + V_{TP} + \frac{K_n}{K_p} (V_{IN} + 2V_{out})}{1 + \frac{K_n}{K_p}}$$

→ other I_n / I_p relation from eq [2]

→ For symmetry:

$$V_M - V_{IL} = V_{IH} - V_M$$

When $K_n = K_p$: $\cancel{\mu_n C_{ox}} \left(\frac{W}{L}\right)_N = \cancel{\mu_p C_{ox}} \left(\frac{W}{L}\right)_P$

$$580 \left(\frac{W}{L}\right)_N = 230 \left(\frac{W}{L}\right)_P$$

$$\ast \frac{W_P}{L_P} \cong 2.5 \frac{W_N}{L_N}$$

CH23: 23.2 Power Dissipation


$\ast P_{stat} = 0$ because $I_{DD(avg)} = 0$

1) input low \rightarrow No off $\rightarrow I_{DD(OH)} = 0$

2) input high \rightarrow Po off $\rightarrow I_{DD(OL)} = 0$

$\ast P_{dyn} = C_L \cdot V \cdot V_{DD}^2 \implies$ between $V_{TN} < V_{IN} < V_{DD} + V_{TP}$

→ CMOS has smaller power diss. among small Digital Logic circuits.



CH23: 23.9 fan_out

→ Fan out is determined by Load capacitance, which affects propagation delay.

$$t_{PHL} = C_L \cdot \left[\frac{2V_{TN}}{K_N (V_{DD} - V_{TN})^2} + \frac{1}{K_N (V_{DD} - V_{TN})} \ln \left(\frac{1.5V_{DD} - 2V_{TN}}{0.5V_{DD}} \right) \right]$$

dis. o/p → Nmos on (Pull down)

$$t_{PLH} = C_L \cdot \left[\frac{-2V_{TP}}{K_P (V_{DD} + V_{TP})^2} + \frac{1}{K_P (V_{DD} + V_{TP})} \ln \left(\frac{1.5V_{DD} + 2V_{TP}}{0.5V_{DD}} \right) \right]$$


charging o/p → Pmos on (Pull up)

→ t_{PHL} : propagation delay when o/p switches from H to L
(I/P L → H)

More exact: Time difference between when input rises from min to 50% of max and when o/p drops from max to 50%

→ t_{PLH} : Time difference between when input drops to 50% of max and o/p rises to 50% of max.

t_{PHL} :



PMOS
cutoff

load capacitance discharging

$$I_{D,N} = -C \frac{dV_{OUT}}{dt}$$




FIGURE 23.10 CMOS Inverter Output High-to-low Transition: (a) Step-up input and output response curves,

(b) Load capacitance discharges through active NMOS transistor

t_{PLH} :




FIGURE 23.11 CMOS Inverter: Output Low-to-high Transition: (a) Step-down input and output response curves, (b) Load capacitance charges through PMOS transistor

* For a certain propagation delay, find C_L from both equations and choose the smaller one.

→ fan-out for symmetry :-

Assume for simplicity: 1) $L_p = L_N$
2) Load and driver are identical

for a single gate:

$$C_{IN}' = (W_N' L_N' + W_P' L_P') C_{ox}$$

for symmetry: $\frac{W_P}{L_P} = \frac{2.5 W_N}{L_N}$

$$C_{IN} = (W_N L_N + 2.5 W_N L_N) C_{ox}$$

$$C_{IN} = 3.5 W_N L_N C_{ox} \quad \text{--- (1)}$$

$$K_N = \mu_N C_{ox} \frac{W_N}{L_N} \quad \text{--- (2)}$$

$$C_L = F C_{IN} \quad \text{--- (3)}$$

$$\textcircled{3} = \frac{C_L}{K_N} = \frac{F C_{IN}}{\mu_N C_{ox} \frac{W_N}{L_N}} = \frac{F (3.5 W_N L_N) C_{ox}}{\mu_N C_{ox} \frac{W_N}{L_N}}$$

$$\textcircled{2} = \frac{C_L}{K_N} = \frac{F C_{IN}}{\mu_N C_{ox} \frac{W_N}{L_N}} = \frac{F (3.5 W_N L_N) C_{ox}}{\mu_N C_{ox} \frac{W_N}{L_N}}$$

$$* F = \frac{\mu_N}{3.5 L_N^2} \cdot \frac{C_L}{K_N}$$

$$* F = \frac{\mu_N \cdot t_p}{3.5 L_N^2 \left[\frac{2 V_{TN}}{(V_{DD} - V_{TN})^2} + \frac{1}{(V_{DD} - V_{TN})} \ln \left(\frac{1.5 V_{DD} - 2 V_{TN}}{0.5 V_{DD}} \right) \right]}$$

$$* F = \frac{C_L}{C_{IN}}$$

→ Read Example 23.10

Example 23.3: Design for symmetry and check;

$$V_{DD} = 5V, \quad k_n' = 40 \frac{\mu A}{V^2}, \quad k_p' = 16 \frac{\mu A}{V^2}$$

$$W_N = 4 \mu m, \quad L_N = L_P = 2 \mu m$$

Solution: $\frac{W_P}{L_P} = \frac{W_N}{L_N} (2.5) \Rightarrow W_P = 4 \times 2.5 = 10 \mu m$

1)


$$k_N = 40 \mu \left(\frac{4}{2} \right) = 80 \mu A/V^2$$

$$k_P = 16 \mu \left(\frac{10}{2} \right) = 80 \mu A/V^2$$

$$\Rightarrow k_N = k_P \checkmark$$

2)

$$V_M - V_{IL} = V_{IH} - V_M$$



$$V_M = \frac{5 + (-1) + 1 \sqrt{\frac{80}{80}}}{1 + \sqrt{\frac{80}{80}}} = 2.5 V, \quad \text{or} \quad V_M = \frac{V_{DD}}{2} = 2.5 V$$

$$V_{IL} = \frac{2 V_{out}(V_{IL}) - 5 + (-1) + \frac{80}{80} (1)}{1 + \frac{80}{80}} \Rightarrow V_{out}(V_{IL}) = V_{IL} + 2.5 \quad (1)$$

($P_0(\text{Lin})$)

$$1 + \frac{80}{80}$$

($N_0(\text{sat})$)

$$I_{DP}(\text{Lin}) = I_{DN}(\text{sat})$$

$$\frac{80 \mu}{2} [V_{IL} - 1]^2 = 80 \mu \left[(5 - V_{IL} - 1)(5 - (V_{IL} + 2.5)) - \frac{(5 - (V_{IL} + 2.5))^2}{2} \right] \quad (2)$$

solve (1) and (2): $V_{IL} = 2.125$

$$V_{IH} = \frac{5 - 1 + \frac{80}{80} [1 + 2 V_{out}(V_{IH})]}{1 + \frac{80}{80}}$$

$$\rightarrow V_{out}(V_{IH}) = V_{IH} - 2.5$$

$$\text{Also } I_{DN}(\text{Lin}) = I_{DP}(\text{sat})$$

$$80 \mu \left[(V_{IH} - 1)(V_{IH} - 2.5) - \frac{(V_{IH} - 2.5)^2}{2} \right] = \frac{80 \mu}{2} [5 - V_{IH} - 1]^2$$

$$V_{IH} = 2.875 V \Rightarrow V_M = 2.5 - 2.125 = 0.375 V \quad \therefore \text{Symmetry } \checkmark$$

$$V_M = 2.875 - 2.5 = 0.375 V$$

24. (2+3+4) NAND, AND, OR and NOR

1) NAND Gate




FIGURE 24.7 NAND Gate Used as an Enabling Inverter; Output is held high regardless of V_{IN} for V_{EN} low

	A	B	out
* For NANDing / ANDing → Nmos in series	L	L	H
→ Pmos in parallel	L	H	H
	H	L	H
* For NORing / ORing → Nmos in parallel	H	H	L
→ Pmos in series	NAND		

→ Output high state:

1) All input, (or any) low.

N_A and N_B are off $I_{DN} = 0$

P_A and P_B are linear, $I_{DP}(\text{lin}) = 0$
 → $V_{DS} = 0$

$V_{out} = V_{DD} - 0 = V_{DD}$

2) V_{INA} Low, V_{INB} high

$N_A \rightarrow$ off, N_B has no path to the ground

P_B is off, P_A is Lin

$$I_{DPB} = I_{DNB} = 0 \rightarrow V_{out} = V_{OH} = V_{DD} - 0 = V_{DD}$$

3) V_{INA} high, V_{INB} Low

N_A (Lin) $\rightarrow V_{DSA} = 0 \rightarrow N_B$ is off

P_B is (Lin) and P_A is off $\rightarrow V_{SDB} = 0 \Rightarrow V_{OH} = V_{DD}$

4) All A, B high

P_A, P_B off $\rightarrow I_{DP} = 0$

N_A, N_B Lin $\rightarrow V_{DSN} = 0$ why?

$$I_{DN} = 0 \rightarrow V_{DSN} = 0$$

$$V_{out} = V_{OL} = 0$$

* AND Gate:




FIGURE 24.13 CMOS AND/NAND Gate: (a) NAND fed inverter, (b) Circuit symbol indicating both AND and NAND functions are available

* For symmetry:

for a symmetric VTC $\rightarrow \frac{W_P}{L_P} = 2.5 \frac{W_N}{L_N}$

for a 2-input NAND Gate $\rightarrow \frac{2W_P}{L_P} = \frac{2.5W_N}{L_N}$

for an i -input NAND Gate $\rightarrow i \frac{W_P}{L_P} = \frac{2.5W_N}{L_N}$

* CMOS NOR Gate




FIGURE 24.9 Two-input CMOS NOR Gate with W/L Ratios in Microns (μm): (a) Circuit schematic, (b) Circuit symbol

$\rightarrow V_{OL}$: All or any input high.

N_A, N_B Lin $\rightarrow V_{DS} = 0$

$V_{out} = V_{OL} = 0$

\rightarrow Any input high (i.e. V_A high, V_B low)

The corresponding N is Linear $\rightarrow V_{DS} = 0$

The corresponding p is off

$$V_{out} = V_{OH} = V_{DD}$$

→ Both inputs low:

N_A, N_B are off ; P_A, P_B are Linear

$$V_{SD} = 0 \rightarrow V_{out} = V_{OH} = V_{DD}$$

* CMOS OR Gate




FIGURE 24.14 CMOS OR/NOR Gate: (a) NOR fed inverter, (b) Circuit symbol indicating both OR and NOR functions are available

* For symmetry:

→ 2 inputs OR Gate: $\frac{W_P}{L_P} = 5 \frac{W_N}{L_N}$

→ i inputs OR Gate: $\frac{W_P}{L_P} = 2.5i \frac{W_N}{L_N}$

CH24: 24.4 „AND-OR-Inverter Logic function (AOI)“




FIGURE 24.18 Four-input CMOS AND-OR gate: (a) Circuit with cascaded inverter, (b) Logic schematic

Example: Draw the CMOS Logic cct :-


1) $y = (A+B+C)(DE+F)$

2) $y = (AB+C)D + (E+F)(G+H)$

1 → on the next page.

2 → Home work.

$$1) y = \overline{(A+B+C)}(DE+F)$$



CHAPTER 32 ROM: Read Only memory

32.1+32.2 → Diode Rom, BJT ROM (The same)




FIGURE 32.2 Diode ROM Cell

G_A, G_B, G_C, G_D are Diode Resistor OR gates.

function: Single input is high at a time and the rest is Low.

i.e. when $V_0 = 1$

$$V_{BRT0} = V_0 + V_1 + V_4 + V_5 = 1 + 0 + 0 + 0 = 1$$

$$V_{BRT1} = V_1 + V_3 + V_5 = 0 + 0 + 0 = 0$$

	V _{BIT3}	V _{BIT2}	V _{BIT1}	V _{BIT0}	
output 1:	0	0	0	1	↓ L → R see V _{BIT0} down ↓
output 2:	0	0	1	1	
output 3:	0	1	0	0	
output 4:	0	1	1	0	
output 5:	1	0	0	1	
output 6:	1	0	1	1	




FIGURE 32.3 Addressing Each Row of Figure 32.2 Diode ROM Cell: (a) Input stimulus: each input brought high one at a time, (b) Resulting outputs

32.7 CMOS Read-only memories:




FIGURE 32.26 CMOS Four-bit, Six-input ROM Cell with Capacitive Loading

→ Initially V_{PRE} is set at Low and all inputs V_N are Logic Zero too

⇒ Capacitors will charge to V_{DD} since PMOS's are Linear and $V_{SD}=0$, and NMOS's are off ⇒ pull up to V_{DD} .

→ Next, V_{NO} is set to Logic 1 and rest all 0; V_{PRE} is set to Logic 1.

⇒ NMOS with Logic 1 will be Linear and the rest are off, Also PMOS's are off too.

→ Any gate with a Lin. NMOS will have a path to ground ($V_{DS}=0$), and cap will discharge → o/p will be Logic 0

→ Any gate with all NMOS off → Cap. can't discharge and $V_C = V_{out} = V_{DD}$ (Logic 1)



→ Next before setting V_{NI} to Logic 1 all input including V_{PRE} are set to Logic 0 to recharge capacitors

33.1 SRAM with transmission gates

33.2 MOSFET SRAM cell.

static

Cross coupled Inverter Latch.



→ RAM: Data can be read in a sequence independent of the order it was originally written.

→ SRAM: maintain storage of data as long as power is applied to the semi-conductor.

* Basic static RAM Cell





FIGURE 33.1 Basic Static RAM Cell with Transmission Gates: (a) Cross coupled inverter latch with complementary NMOS transmission gates, (b) Circuit symbol used in multi-bit static RAM cell

N_{T2} and N_{T1} are transmission gates



* when input high at N_T ,
 N_T conduct and data is transmitted to or from cell.

* when input at N_T is low \rightarrow N_T is off and there is no data transmission.

* Storage of a single bit data:

For storage \rightarrow $w_L = 0$

N_{T1} and N_{T2} are off \rightarrow no data transmission.

if $MEM = 1 \rightarrow \overline{MEM} = 0 \rightarrow MEM = 1$

if $MEM = 0 \rightarrow \overline{MEM} = 1 \rightarrow MEM = 0$

* Writing a single bit to cell:

To write to cell, $WL=1 \Rightarrow N_{T1}$ and N_{T2} are both on

and transmit data from BL to MEM and \overline{BL} to \overline{MEM}

if $BL=1 \Rightarrow MEM=1$
 $\overline{BL}=0 \Rightarrow \overline{MEM}=0$

if $BL=0 \Rightarrow MEM=0$
 $\overline{BL}=1 \Rightarrow \overline{MEM}=1$




FIGURE 33.4 WRITE Into RAM Bit Cell: (a) RAM initially holds a zero, (b) WORD LINE brought active with BITLINE driven high—WRITES logic 1 into RAM bit, (c) RAM holds logic 1 after WORDLINE brought

inactive, (d) WORDLINE brought high and BITLINE driven low—WRITES logic 0 into RAM bit, (e) RAM holds logic 0 after WORDLINE brought low

* Reading from a single bit:

$WL=1$, N_{T1} and N_{T2} are on

BL and \overline{BL} are allowed to read data from MEM and \overline{MEM}




FIGURE 33.6 CMOS Static RAM Cell



* Multivibrators.

1) Monostable $\begin{cases} \rightarrow \text{stable} \\ \rightarrow \text{quasi-stable (needs a trigger)} \end{cases}$

2) Astable (no stable state): both states do need a trigger.

3) Bistable state (flip flop)

* CMOS monostable circuit.



$$V_{Th} = V_C = U_i + (U_t - U_i) (1 - e^{-t/RC})$$

\downarrow initially \downarrow target V_{DD} \downarrow OV \downarrow $T = t_2 - t_1$


cmos ten ohms

$$T \Rightarrow t_2 - t_1 = ((R + R_{oh}) \ln \left(\frac{R}{R + R_{oh}} \cdot \frac{V_{DD}}{V_{DD} - V_{Th}} \right))$$

\rightarrow if $R \gg R_{oh}$, $V_{Th} = \frac{V_{DD}}{2}$:

$$* T = RC \ln 2 = 0.7 RC$$

* Two types of o/p: \Rightarrow 1) Non Retriggerable
 \Rightarrow 2) Retriggerable.



* The 555 IC timer: 555 timer as a Monostable multivibrator:

1) $t < t_0$, at $V_{in} = 0 \Rightarrow Q = 0, \bar{Q} = 1$

T_1 is on and discharges $\Rightarrow V_{Th} = 0$

C_0 output low (no change)

* at $t = t_0 \rightarrow$ trigger is applied

$$V_{trig} < \frac{1}{3} V_{cc}$$

$\Rightarrow C_{02}$ o/p is high \Rightarrow flip-flops is high. $Q = 1$

T_1 is off $\bar{Q} = 0$

* Capacitance will charge through R_T until


$$V_c = V_{th} = \frac{2}{3} V_{cc}$$

$\Rightarrow C_{01}$ output will be high


$$R = 1 \Rightarrow \bar{Q} = 1$$


$$Q = 0$$

T_1 is on and will discharge.




"The 555 Circuit"





Ex:-



Ex1 $V_{cc} = 5V \rightarrow V_{th} = \frac{2}{3} V_{cc} = \frac{2}{3} \times 5 = 3.3V$


$$V_c = V_t + (V_i - V_t) e^{-t/RC}$$

$$3.3 = 5 + (0 - 5) e^{-t_p/RC}$$

$$\rightarrow t_p = 1.08 RC \approx 1.1 RC$$

Digital to Analog Converters (DAC)

* R-2R ladder converter:



$$V_{out} = \frac{-V_{ref}}{2} \left(D_{N-1} + \frac{D_{N-2}}{2} + \dots + \frac{D_1}{2^{N-2}} + \frac{D_0}{2^{N-1}} \right)$$

N=4 → # of bits

i.g. D₃ D₂ D₁ D₀
1 1 0 0
MSB LSB

decimal

$$V_{out} = \frac{-n}{2^{N-1}} V_{ref}$$

D ₃	D ₂	D ₁	D ₀
0	0	0	1
0	0	1	0
0	1	0	0
1	0	0	0

5V ↙ 15 ← 1 1 1 1

$$V_{out} (D_0=1) = \frac{-5}{2} \left(\frac{1}{8} \right) = -0.312 \text{ V}$$

$$V_{out} (D_1=1) = \frac{-5}{2} \left(\frac{1}{4} \right) = -0.625 \text{ V}$$

$$V_{out} (D_2=1) = \frac{-5}{2} \left(\frac{1}{2} \right) = -1.25 \text{ V}$$

$$V_{out} (D_3=1) = \frac{-5}{2} (1) = -2.5 \text{ V}$$

$$V_{out \text{ total}} = -(0.312 + 0.625 + 1.25 + 2.5) = -4.687$$

$$\frac{5}{16} \leftarrow v_{ref} = 0.315$$

↳ actual # of levels (including 0000)


$$v_{ref} \leftarrow \frac{5}{16} \times \overset{\# \text{ of counts}}{15} = 4.68 \text{ V}$$

of levels

$$v_{ref} = \frac{\# \text{ of levels}}{\# \text{ of counts}} \times v_{out}$$

$$v_{ref} = \frac{16}{15} \times 4.68$$

$$\# \text{ Resolution} \equiv \text{Res} = \frac{v_{ref}}{2^N - 1}$$



$N = 2$ bits


$N = 3$ bits

$$\text{Res} = \frac{v_{ref}}{2^N - 1} = \frac{5}{4 - 1} = \frac{5}{3}$$

$$\text{Res} = \frac{5}{8 - 1} = \frac{5}{7}$$

$$\text{Accuracy} = \frac{\text{Res}}{v_{ref}}$$

Analog to Digital Converter (Binary Encoded A/D Converter)



$$* U_{ref,m} = U_{ref} \frac{mR}{(N+1)R}$$

N: number of O/p bits.

i.g. $U_{ref,2} = U_{ref} \frac{2R}{(8+1)R} = \frac{2}{9} U_{ref}$

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	Q ₂	Q ₁	Q ₀
0	0	0	0	0	0	0	1	0	0	0
0	0	0	0	0	0	1	1	0	0	1
0	0	0	0	0	1	1	1	0	1	0
0	0	0	0	1	1	1	1	0	1	1
0	0	0	1	1	1	1	1	1	0	0
0	0	1	1	1	1	1	1	1	0	1
0	1	1	1	1	1	1	1	1	1	0
1	1	1	1	1	1	1	1	1	1	1

8x3 priority Encoder ↗

$$Q_0 = D_1 + D_3 + D_5 + D_7$$

$$Q_1 = D_2 + D_3 + D_6 + D_7$$

$$Q_2 = D_4 + D_5 + D_6 + D_7$$

ig. 011 ⇒


$$Q_0 = 0 + 1 + 0 + 0 = 1$$

$$Q_1 = 0 + 1 + 0 + 0 = 1$$

$$Q_2 = 0 + 0 + 0 + 0 = 0$$

$$Res = \frac{V_{ref}}{N+1}$$


CHAPTER 10: Hysteresis and Schmitt Triggers.



O/p of an inverting schmitt trigger.



O/p high to low and O/p low to high transition occurs at different input voltages.

$$\text{hysteresis} = V_{ID} - V_{IU} \Rightarrow V_{IU} < V_{ID}$$



Emitter coupled schmitt trigger.

Non-Inverting:



$$\Rightarrow V_{OL} = V_{CE2(sat)} + V_E$$

$$\bar{I}_{BS2} + \bar{I}_{CS2} = \bar{I}_{ES2}$$

$$V_E = \frac{V_{CC} - V_{BE(sat)}}{R_{CS1}} + \frac{V_{CC} - V_{CE(sat)}}{R_{CS2}}$$

$$\frac{1}{R_{CS1}} + \frac{1}{R_{CS2}} + \frac{1}{R_E}$$

$$\Rightarrow V_{IUS} = \frac{V_{CC} - V_{BE(sat)}}{R_{CS1}} + \frac{V_{CC} - V_{CE(sat)}}{R_{CS2}} + V_{BE,S1}(FA)$$

$$\frac{1}{R_{CS1}} + \frac{1}{R_{CS2}} + \frac{1}{R_E}$$


⇒ V_{OH}

Q_{S2} off → $V_{OH} = V_{CC}$

⇒ V_{INS}

$$V_{INS} = V_{IDS} = \frac{V_{CC} + \left(\frac{R_{S1}}{R_E} + 1\right) V_{BE(sat)} - V_{BE(FA)}}{\frac{R_{S1}}{R_E} + 1}$$

Figure 10.10: TTL with schmitt trigger



$V_{IU}, V_{ID} \Rightarrow$ Trip voltages

$$V_{IU} = V_{IDS} - U_\gamma \quad [V_{IL}]$$

$$V_{ID} = V_{IUS} - U_\gamma \quad [V_{IH}]$$

$$V_{OL} = V_{CE(sat)} = 0.2V$$

$$V_{out(H)} = V_{CC} - V_{BE(FA)} - U_\gamma$$

$$V_{OH} = V_{CC} - 1.4V$$

