

تقدم لجنة EiCoM الاكاديمية

دفتر لمادة:

الالكترونيات رقمية

من شرح:


د.رولى طوالبه

جزيل الشكر للطالبة:

روند قطيشات



* 2-5 Diode Resistor Logic (DRL) :-



Low \Rightarrow Logic 0

Hi. high \Rightarrow Logic 1


\Rightarrow Diode AND gate

$V_{out} = V_D(\text{on}) = 0.7$

Diode is H *
off

A	B	output
L	L	L
L	H	L
H	L	L
H	H	H

Diode on $r = L$




* $-VDC + V + V_{InB} = 0$

$V = V_{In} - VDC$

$V > V_D(\text{on}) \Rightarrow \text{on}$

$V < V_D(\text{off}) \Rightarrow \text{off}$



$$V_{DC} - V_{IN} \begin{matrix} > \\ < \\ \text{off} \end{matrix} V_D(\text{on})$$

$$V_{DC} - V_D(\text{on}) \begin{matrix} > \\ < \\ \text{off} \end{matrix} V_{IN}$$

* Any or all inputs Low. :-

$$1 - V_{IN} < V_{DC} - V_D(\text{on})$$

corresponding diode is on.

$$V_{out} = V_D(\text{on}) + V_{IN}$$

if $V_{IN} = 0 \Rightarrow v_{out} = V_D(\text{on}) = V_{OL}$


$$I_R = \frac{V_{DC} - V_{out}}{R} = \frac{V_{DC} - V_D(\text{on}) - V_{IN}}{R}$$

* All inputs high. (all diode off)

$$V_{IN} > V_{DC} - V_D(\text{on})$$


All Diodes off.

$$I_R = 0, \quad V_{out} = V_{DC} = V_{OH}$$



* Diode OR Gate

Diode circuit Input se P. kind *



$V_{In} > V_D(\text{con}) \Rightarrow \text{on}$
 $V_{In} < V_D(\text{con}) \Rightarrow \text{off}$

A	B	out.
L	L	L
H	L	H
L	H	H
H	H	H

① All input Low. (All Diode off)

$I_R = 0$, $V_{out} = 0 = V_{oL}$, $V_{In} < V_D(\text{con})$


② Any or all input high (corresponding diode on)

$V_{out} = V_{In} - V_D(\text{con})$

$V_{In} > V_D(\text{con})$


$I_R = \frac{V_{out}}{R} = \frac{V_{In} - V_D(\text{con})}{R}$

* VIC 8-



* Logic Function \Rightarrow A or B.

* Example 8- (2.3)



① if V_{inA} is higher than V_{inB} by 1 V. Show that DA is off.

$V_{inA} = 1 + V_{inB}$

① Assume DA on.

$$V_{out} = V_{DA} + V_{inA} = 0.7 + V_{inA}$$

$$\begin{aligned} V_{DB} &= V_{out} - V_{inB} \\ &= 0.7 + V_{inA} - V_{inB} \\ &= 0.7 + 1 + V_{inB} - V_{inB} \end{aligned}$$

$V_{DB} = 1.7$, Inapplicable and assumption that D_A is on is incorrect.

D_A is OFF.

② Assume D_B on.

$$V_{out} = V_{inB} + V_{D(on)}$$

$$V_{DA} = V_{out} - V_{inA}$$

$$= V_{inB} + V_{D(on)} - (1 + V_{inB})$$

$$= V_{inB} + V_{D(on)} - 1 - V_{inB}$$

$$V_{DA} = 0.7 - 1 = -0.3$$


$\Rightarrow D_A$ OFF, and assumption that

D_B is correct.

$$V_{inA} = V_{inB} \text{ is } \frac{V_{inA}}{V_{inB}} = 1 \text{ and } < 1 \text{ is } \text{not} \text{ possible} *$$

*

* 2.6 Level shifted DRL :-



* Degradation :- reduction or increase of V_{out} by $V_{D(on)}$ with respect to V_{in}

دستی تپان رسدے سے کم جز $V_{D(on)}$ کی طرف


* Level shifted AND Gate :-

① All input high

$$V_{in} > V_x - V_{D(on)}$$

Both Diode off.

$$I_R = \frac{V_{CC} + V_{EE} - V_{DL}}{R_H + R_L}$$




$$V_{out} = I_R R_L - V_{EE} \quad \text{OR} \quad V_{out} = V_{CC} - I_R R_H - V_{DL(on)}$$

② Any input Low.

$$V_{in} < V_x - V_{D(on)}$$

Corresponding input Diode is on.



① $V_x > V_{D(on)} - V_{EE}$, DL on.

2.a $V_{In} + V_{D(on)} > V_{D(on)} - V_{EE}$

$$V_{In} > -V_{EE}$$

$$-V_{In} - V_{D(on)} + V_{DL(on)} + V_{out} = 0$$

$$V_{In} = V_{out}$$


2.b $V_{In} < -V_{EE}$

$$V_x < -V_{EE} + V_{D(on)}, \text{ DL is off}$$

$$I_{RL} = 0$$

$$V_{out} = I_{RL} R_L - V_{EE} = -V_{EE}$$

* Level Shifted OR Gate :-




① All Input $V_{in} < V_x + V_D(on)$

Both input diodes off.

$$I_R = \frac{V_{CC} + V_{EE} - V_D(on)}{R_L + R_H}$$

$$V_{out} = V_{CC} - I_R R_H$$

$$= V_{DL}(on) + I_R R_L - V_{EE} = V_{OL} \text{ eqn(2)}$$



② $V_{In} > V_x + V_{DI(ON)}$ (Any or All inputs)
Corresponding input diode conducts.

2.a $V_x < V_{CC} - V_{DL(ON)}$ (DL is on)

$$V_{In} - V_{DI(ON)} < V_{CC} - V_{DL(ON)}$$

$$V_{In} < V_{CC}$$

$$V_{out} = V_{In}$$

2.b $V_{In} > V_{CC}$ (DL OFF)

$$V_{out} = V_{CC} = V_{OH}$$

* Example 2.4

* 2.7 clamping diode

* 2.8 level shifting diode

problem 2.18:-


For $-4 < V_{In} < 4$

Draw VTC

① $V_{In} > V_x - V_{D(ON)}$

DI OFF,

$$I_R = \frac{8 - V_{D(ON)}}{2k} = 3.65 \text{ mA}$$



OR gate.

$$V_{out} = 1k \times (3.65mA) - 4$$

$$= -0.35V = V_{OL}$$

2- $V_{In} < V_x - V_D(ON)$ (DI is on).


2.9 $V_{In} > -4 = V_{DC}$, DL on.

$$V_{out} = V_{In}$$


2.b $V_{In} < -4$.

DL off.

$$V_{out} = -4$$



* سؤال
اقصاه




Logic Function.

$$Z = CD + AB$$

* Chapter 4: Introduction to Bipolar Digital Circuits

4.1 Analysis of BJT (operation modes)



① cut off
 (B-E) J ? Both reverse
 (B-C) J } biased

currents = 0.

② Forward Active (FA)

(B-E) J Forward

(B-C) J Reverse

$$V_{BE} (FA) = 0.7$$


$$I_C = \beta I_B$$

$$I_E = I_C + I_B = (1 + \beta) I_B$$

③ Reverse Active (RA)

(B-E) J Reverse

(B-C) J Forward



* $-I_C = I_B - I_E$

لو اعلیٰ تیار I_E کی حالت
 $RA \leftarrow FA$ یعنی $RA < FA$

$-I_E = \beta_R I_B$

$-I_C = (1 + \beta_R) I_B$


$\beta_R \ll \beta_F$

④ Saturation mode.

(B-E) J & (B-C) J \Rightarrow Forward.

$I_E = I_C + I_B$

$I_C \neq \beta_F I_B$



$I_C = \sigma \beta_F I_B$, $\sigma < 1$

$V_{CE(sat)} = 0.2$


$V_{BE(sat)} = 0.8$

$V_{BC(sat)} = V_{BE(sat)} - V_{CE(sat)}$

$= 0.8 - 0.2 = 0.6 \text{ V}$

* Example 4.1

⇒ Q_0 is in sat mode.
Find I_B , I_C and σ .



$$-5 + I_B R_B + 0.8 = 0$$



$$I_B = \frac{5 - 0.8}{5} = 840 \mu A$$

$$I_C = \frac{5 - 0.2}{640} = 7.5 \text{ mA}$$

$$I_C = \sigma \beta_F I_B$$

$$\sigma = \frac{I_C}{\sigma \beta_F} = 0.137$$

* Example 4.2



$$V_{E,0} = \text{Zero.}$$

$$V_{E,s} = V_{B,0} = 0.7$$

$$V_{B,s} = 2 V_{BE} = 1.4.$$


$$V_{E,I} = 2 V_{BE} (FA) - V_{CE} (sat) = 1.2.$$

$$V_{B,I} = V_{E,I} + V_{BE,I} (sat) = 1.2 + 0.8 = 2.$$


Read Example (4.3)

* 4.2 BJT Inverter :-

CE. (Common Emitter)



VTC



1 - $V_{OH} \Rightarrow V_{In} < V_{BE} (FA)$

$$Q_0 \text{ off, } I_B = 0 = I_C$$

$$V_{out} = V_{CC} = V_{OH}$$

2. V_{IL} (input that turns Q_0 on FA).

$V_{IL} = V_{BE}(FA)$, Since initially $I_B = 0$ at
Edge of conductance.

As input increase, I_B increase, and I_C
increase, and V_{out} decrease.

3. For higher input, Q_0 saturate and

$$V_{out} = V_{OL} = V_{CE(sat)}$$

* V_{IH} (voltage at which Q_0 saturates F_{os})

$$V_{IH} = I_B(F_{os}) R_B + V_{BE,0}(sat)$$


$$I_C = \frac{V_{CC} - V_{CE(sat)}}{R_C}$$

$$I_B(F_{os}) = \frac{I_C}{\beta_F} \quad (\beta = 1 \text{ at } F_{os})$$

* $V_{IL}, V_{IH}, V_{OL}, V_{OH} =$ Critical Voltage.

* Example 4.4

$$\beta_F = 60$$




Find the high Low noise margins.

$$\text{High noise margin (HN.M)} = V_{OH} - V_{IH}$$

$$\text{Low noise margin (LN.M)} = V_{OL} - V_{IL}$$

Safety margins max affordable noise.



$$V_{OH} = V_{CC} = 5$$


$$V_{OL} = 0.2$$

$$V_{IL} = 0.7$$

$$V_{IH} = \frac{5 - 0.2}{1K(60)} \cdot 10K + 0.2 = 1.6$$

$$HN.M = V_{OH} - V_{IH} = 5 - 1.6 = 3.4$$

$$LN.M = V_{OL} - V_{IL} = 0.7 - 0.2 = 0.5$$



* 4.3 TTL Circuits :-

Block Diagram

pull up, pull down \rightarrow TTL circuit

Fan-in

input as zero see





* Fan-in :- max number of inputs at any gate.

* Fan-out :- maximum number of load connected at the output of a driver.

* ~~output~~


* out high :-

$$N = \frac{I_{OH}}{I_{IH}}$$



* out Low :-
DTL, TTL

$$N = \frac{I_{OL}}{I_{IL}}$$



* 4.4 Level shifting BJT :-


4.5 Discharge path and Base driving ccts.

* ~~Example~~ prop (4.12)

$$V_{BE}(\text{sat}) = 0.75$$

$$V_{CE}(\text{sat}) = 0.1$$

$$\beta = 100$$



a) If $U_{IN} = 5$
find I_B .

Assume F.A.

$$I_B = I_{RB} - I_{RD}$$

$$= \frac{5 - 0.7}{5k} - \frac{0.7 + 5}{20k} = 0.995 \text{ mA}$$

$$I_C = 100 * 0.995 = 99.5 \text{ mA}$$

$$V_{CE} = V_{CC} - I_C R_C = 5 - 99.5 (1.5) = -ve$$

\Rightarrow Sat.

$$V_B = V_{BE} (\text{sat}) = 0.75.$$

$$I_B = \frac{5 - 0.75}{5k} - \frac{0.75 + 5}{20k} = 0.563 \text{ mA.}$$

$$V_{CE} = V_{CC} - I_C R_C$$

$$0.1 = 5 - I_C (1.5)$$

$$I_C = \frac{5 - 0.1}{1.5} =$$

b) is \varnothing is sat mode.

c) V_{IL} and V_{IH} .

V_{IL} (E_{oc}).

Initially $I_B = 0$.

$$I_{RD} = I_{RB}$$

$$I_{RB} = I_{RD} = \frac{0.7 + 5}{20k} = 0.285 \text{ mA.}$$

$$V_{In} - V_B = I_{RB} R$$

$$V_{InL} = I_{RB} R + V_{BE} (\text{FA})$$

$$= 0.285 * 5 + 0.7 = 2.125 \text{ V.}$$

Subject:

/ /

$$V_{IH} [EoS] \quad \beta = 1.$$

$$V_{IH} = I_{RB} R_B + V_{BE(sat)}.$$

$$I_{RB} = I_B + I_{RD}.$$

$$I_B = \frac{I_C}{\beta} = \frac{I_C}{\beta} = \frac{5 - 0.1}{(1.5)(100) < 1} = 0.0327 \text{ mA}.$$

$$I_{RB} = \frac{0.75 + 5}{20} = 0.29$$


$$I_{BR} = 0.29 + 0.0327 \text{ mA}.$$

$$V_{IH} = I_{BR} R_B + 0.75.$$

* Chapter 5 RTL :-

n.p.n :- in series AND / NAND.
in parallel NOR / OR.

p.n.p :- in series NOR / OR
in parallel AND / NAND



In general :-

$$V_{out} = V_{cc} - I_{rc} R_c$$

$$I_{rc} = \sum_{i=1}^n I_{c,i} = I_{c1} + I_{c2} + \dots + I_{cn}$$

I_{n1}	I_{n2}	I_{n3}	out.
0	0	0	1
0	0	1	0
0	1	1	0
1	1	1	0

① All inputs Low

All ~~trans~~ transistors will be off

$$V_{out} = V_{cc} = H$$

② Any or all inputs high
 corresponding transistor saturates.

$$V_{out} = V_{CE(sat)} = L$$

5.3 Basic RTL NAND Gate.


$$V_{out} = V_{cc} - I_{RC} R_C$$

i.e. Q_1 and Q_2 in
 F.A.

$$I_{E1} = I_{C1} = I_{E2} = I_{C2}$$

$$= I_{RC}$$

← I_B voltage



2-input NAND Gate.

In_1	In_2	out
0	0	1
0	1	1
1	0	1
1	1	0

① Any or all inputs Low.

i.e., all Low, all Q_s off.

$$V_{out} = V_{cc}$$

1. b I_{N1} Low, I_{N2} high

Q_1 off, Q_2 has no link to ground and is off too.

$$V_{out} = V_{cc} = \text{high}$$

1. c I_{N1} high, I_{N2} Low

Q_2 off, Q_1 not power (also off)

$$V_{out} = V_{cc} = H.$$

2. both high
when Q_1 turns on (F.A.)

$$V_{IL1} = V_{BE} (F.A.)$$

when Q_2 turn

$$V_{IL2} = V_{BE2} (F.A.) + V_{CE1} (sat)$$

$$Q_1 \text{ saturates at } V_{IH1} = I_{B1} R_{B1} + V_{BE1} (sat)$$

$$Q_2 \text{ " at } V_{IH2} = I_{B2} R_{B2} + V_{BE2} (sat) + V_{CE} (sat)$$

- when Q_1, Q_2 saturates (input high).

$$V_{out} = 2 V_{CE(sat)}$$

في Δ sat Δ \times
 I_B Δ Δ Δ


* Multi-input NAND Gate :-

$$V_{out} = V_{CC} - I_{RC} R_C$$

$$V_{OH} = V_{CC}$$

$$V_{OL} = \sum V_{CE(sat)}$$

$$= n V_{CE(sat)}$$



* Example 5.1 :-

Find Fan-in ($n = ?$)

For Load $V_{BE(F.A)} = 0.7$

$V_{CE(sat)} = 0.17$ V For driver.

off. Δ Δ Δ

$$n V_{CE(sat)} < V_{BE(F.A)} \quad \uparrow$$


$$n < \frac{0.7}{0.17} = 4.12$$

الحد الأقصى هو 4
 أقل منه

$$n = 4$$

5.4 RTL Fan-out :-

$$N = \frac{I_{OH}}{I_{IH}}$$



- Fan-out Found when o/p high. when output Low, Load BJT.s are off and Input current will be Zero.

- For Driver to be high, Q must be off, for Q to be off input at driver must be Low

$$* I_{Rc} = I_{OH} = N I_{IH}' , \quad I_{IH}' = I_{RB}'$$

$$\cdot \text{Sat } Q \text{ } \Rightarrow \text{ } V_{out} = V_{InH} \text{ } \Rightarrow$$

- V_{OH} is limited by V_{IH} for Q to saturate
 $V_{out} = V_{In}' = V_{cc} - I_{Rc} R_c$

$$I_{Rc} = I_{OH} = \frac{V_{cc} - V_{OH}}{R_c} , \quad \frac{I_{IH}'}{I_{IH}'}$$

Subject: 27

$$I'_{IH} = I_{RB} = \frac{V_{out} - V_{BE}(sat)}{R_B}$$

$$N = \frac{V_{CC} - V_{out}}{V_{out} - V_{BE}(sat)} \cdot \frac{R_B}{R_C}$$

$$V_{out} = V_{IH}' = I_{B}'(E_{os}) R_{B}' + V_{BE}'(sat)$$

$$I_{B}' = \frac{V_{CC} - V_{CE}'(sat)}{R_C (B)}, (\beta=1) \text{ at } E_{os}$$

* Read Example 5.2 ($N = 12.1 \approx 12$)

* RTL power Dissipation.

No Load

output high (input Low) Q is off.

$$I_{CC}(oH) = I_{RC} = 0$$

output Low (input high) Q is saturation

$$I_{CC}(oL) = \frac{V_{CC} - V_{CE}(sat)}{R_C}$$

Subject: 28 / /

$$-P_{CC} (\text{avg}) = \frac{I_{CC} (\text{oh}) + I_{CC} (\text{ol})}{2} V_{CC}$$

* with Load :-

output high, Q (Driver) is o/p, Q' (Load) saturates

$$I_{RC} (\text{oh}) = N I_{B'} = I_{CC} (\text{oh})$$

$$= N \left(\frac{V_{IH} - V_{BE'} (\text{sat})}{R_B} \right)$$

$$= N \left(\frac{V_{CC} - I_{RC} R_C - V_{BE'} (\text{sat})}{R_B} \right)$$

$$I_{RC} + \frac{I_{RC} R_C}{R_B'} N = \frac{V_{CC} - V_{BE'} (\text{sat})}{R_B'} N$$

$$I_{RC} = \frac{V_{CC} - V_{BE'} (\text{sat})}{\left(1 + \frac{N R_C}{R_B'} \right) R_B'} N$$

$$= \frac{V_{CC} - V_{BE'} (\text{sat})}{(R_B' + N R_C)} N$$

$$= \frac{V_{CC} - V_{BE'} (\text{sat})}{\frac{R_B'}{N} + R_C}$$

* out Low :-

$$I_{CC}(OL) = \frac{V_{CC} - V_{CE}(sat)}{R_C}$$

Load \rightarrow off
 \hat{I}_{CC} \hat{I}_{CC} \hat{I}_{CC}

- Example 5.3

* Find average power Dissipation.

a) no Load.

b) $N=1$ (one gate), $V_{CC}=5$, $R_B=10$. $R_C=1k$, $\beta_F=25$, $V_{BE}(sat)=0.8$. $V_{CE}(sat)=0.2$.

a) no Load.

$$I_{CC}(OH) = 0.$$

$$I_{CC}(OL) = \frac{5 - 0.2}{1k} = 4.8 \text{ mA.}$$

$$P_{CC}(\text{avg}) = \frac{0 + 4.8 \text{ m}}{2} \times 5 = 12 \text{ mW.}$$



b) with Load $N=1$
 $I_{CC}(OL) = 4.8 \text{ m}$ (same as no Load Q' is off)

$$I_{CC}(OH) = \frac{5 - 0.8}{1k + \frac{10k}{1}} = 382 \mu A = 0.382 \text{ mA.}$$

$$P_{cc} (\text{avg}) = \frac{4.8 \text{ m} + 0.382 \text{ m} \times 5}{2} = 12.96 \text{ mW}$$

* 5.6 Basic RTL inverter :-

C.C = Emite F.



1 - $V_{OL} \rightarrow$ Input $< V_{BE} (F.A)$, Q is OFF
 $I_E = 0$

$$V_{out} (OL) = I_E R_E = 0$$

2 - V_{IL} (when Q turns F.A)
 $V_{IL} = V_{BE} (F.A)$

* when Q is F.A, I_B & I_E start to increase
 $V_{out} = I_E R_E$ increases as input increases.

Input keeps increasing until Q saturates at V_{IH} .

$$\textcircled{3} \quad V_{OH} \Rightarrow V_{OH} = V_{CC} - V_{CE(sat)} \quad E_{OS}$$

* $V_{IH} (E_{OS})$

$$V_{IH} = I_B R_B + V_{BE(sat)} + V_{CC}$$

$$I_B = \frac{I_E}{\beta + 1} \quad E_{OS} (\sigma = 1)$$

$$I_E = \frac{V_{CC} - V_{CE(sat)}}{R_E}$$

$$V_{IH} = \frac{V_{CC} - V_{CE(sat)}}{\beta + 1} \frac{R_B}{R_E} + V_{BE(sat)} + V_{CC}$$

OR

$$-V_{IH} + I_B R_B + V_{BE(sat)} + I_E R_E = 0$$

$$V_{IH} = I_B R_B + V_{BE(sat)} + I_E R_E$$

$V_{IH} > V_{CC} \rightarrow$ sat. s. j. n. a
 ckl. a. i. l. e. a. p. k. e. f. i. l. l


* Example (5.4) 3-

$V_{BE}(sat) = 0.8, V_{BC}(sat) = 0.6$

$\beta_F = 25, R_B = 10k$

$V_{IL} = 0.7$

$V_{OL} = 0$




$V_{OH} = 5 - 0.2 = 4.8$

$$V_{InH} = \frac{5 - 0.2}{26} \left(\frac{10}{1} \right) + 0.6 + 5 = 7.4$$

5.7 Basic "OR" and "AND" Gates

OR Gate



$$I_{RE} = \sum_{i=1}^n I_{Ei}$$

$V_{Out} = I_{RE} R_E = V_{CC} - V_{CE}$

* All inputs Low (Logic 0)

All Q's off

$$I_B = I_E = I_{RE} = 0$$

$$V_o = 0$$

* Any (or all) inputs high

(Logic 1), corresponding

Q saturates

$$V_{out} = V_{CC} - V_{CE} (sat)$$


I_{n1}	I_{n2}	I_{n3}	out
0	0	0	0
0	0	1	1
0	1	1	1
1	1	1	1

* AND gate 8-

- In general

$$V_{out} = I_E R_E$$

$$= V_{CC} + n V_{CE}$$



* Any or all inputs Low.
Corresponding Q is OFF

$$V_{out} = 0 \quad (\text{Logic } 0) \quad I_{RE} = 0$$

* All inputs high.
2 - input AND Gate

If Q_2 is F.A and Q_1 Sat ~~Use~~

$$V_{out} = V_{CC} - V_{CE2} (\text{F.A}) - V_{CE1} (\text{Sat})$$

If both saturates.

$$V_{OH} = V_{CC} - 2 V_{CE} (\text{Sat})$$


- If n transistors.

$$V_{OH} = V_{CC} - n V_{CE} (\text{Sat}) > V_{IH}$$


Logic input at 1 Logic output at 1

I_{n1}	I_{n2}	I_{n3}	out
0	0	0	0
0	0	1	0
0	1	1	0
1	1	1	1

$V_{In} \Rightarrow \text{high}$
 $V_{out} \Rightarrow \text{high (Sat)}$
 $V_{out} > V_{InH} (\text{load})$
 Inverter.



* 5.8 RTL with active pull-up.



$R_{BS} = R_{BO} = R_B$
 for Q_p and Q_o to operate at the same time.

pull up - active
 Q_p dia ko high nahi aith

pull up - passive... dia ko active...

* $R_{cp}, Q_p \Rightarrow$ Active pull-up ect.

$Q_o \Rightarrow$ pull-down, Sink \Rightarrow (Load)

Out (Low) Load (off)
 sat or Q_o is on, \Rightarrow (Load)

* ~~input high~~ input high, Q_s, Q_o are saturating.

$$-V_{CE,s}(sat) + I_B R_{Bp} + V_{BE,p}(?) + V_{CE,s}(sat) = 0$$

$$I_B = - \frac{V_{BE,p}(?)}{R_{Bp}}$$

$\therefore Q_p \Rightarrow$ off.

* input Low, $Q_s, Q_o \Rightarrow$ off.

I_B high enough to saturate Q_p .

I_B high enough to saturate Q_p or F.A. $V_{CE} \Rightarrow$ F.A.



$V_{CE} \Rightarrow$ F.A.

$V_{CE} \Rightarrow +ve \Rightarrow$ F.A.

$V_{CE} \Rightarrow -ve \Rightarrow$ Sat.

* 5.8 cont.

$R_{cp} \approx 0.1 R_c$



* Fan-out is limited by V_{out} which is limited by V_{IH}' :-

$$N = \frac{I_{OH}}{I_{IH}'}$$

$$I_{OH} = N I_{IH}' = 2N I_{B}'$$

For simplicity $I_{CP} = I_E = \frac{V_{CC} - V_{CE,P}(sat) - V_{OH}}{R_{CP}}$

$$= 2N \left[\frac{V_{OH} - V_{BE}'(sat)}{R_B} \right]$$

$$N = \frac{V_{CC} - V_{CE}(sat) - V_{out}}{V_{out} - V_{BE}'(sat)} \cdot \frac{R_B'}{2 R_{CP}}$$

$$V_{out} = V_{IH}' = I_{B}' R_B + V_{BE}'(sat)$$

$$= \frac{V_{CC}' - V_{CE}'(sat)}{R_{C}' } \cdot \frac{R_B}{\beta F'} + V_{BE}'(sat)$$

اعلى اقل من R_{TL} تغير اقل عدد اكبر من F_{an-out} * Load.

- $R_{CP} - \phi_p \Rightarrow$ active - pull (sources more current for Load).

- Read Example 5.5. *

* 5.11, 4.20, 4.4, 5.17, 4.22 *

* 5.82

$$R_{cp} = 100 \quad , \quad R_c = 3.6 \text{ K } \Omega \quad , \quad R_{BP} = 1.5 \text{ K}$$

$$R_{Bs} = 1.5 \text{ K} \quad , \quad \beta_F = 100$$

Find I_{BP} , I_{CP} , V_{out} .For $N = 4$.

a) $V_{In} = 0 \text{ V}$.

$$N = \frac{V_{CC} - V_{CE(sat)} - V_{out}}{V_{out} - V_{BE(sat)}} \times \frac{R_{BP}}{2R_{cp}}$$

$$4 = \frac{5 - 0.2 - V_{out}}{V_{out} - 0.8} \times \frac{1.5}{2 \times 100}$$

$$V_{out} = 3.4 \text{ V}$$

$$I_{Rc} = I_{BP} = \frac{5 - 0.8 - 3.4}{(1.5 + 3.6) \text{ K}} = 0.457 \text{ mA}$$

$$I_{Rcp} = \frac{5 - 0.2 - 3.4}{100} = 14 \text{ mA}$$

$$I_{CC(OH)} = I_{RC(OH)} + I_{RCP(OH)}$$

$$= 14 + 0.157 = 14.157 \text{ mA}$$

b) $V_{In} = 5 \text{ Volt}$

$$Q_s \uparrow Q_o \rightarrow \text{sat} \quad Q_p \rightarrow \text{OFF}$$

$$I_{RC} = \frac{V_{CC} - V_{CE(\text{sat})}}{R_C} = \frac{5 - 0.2}{3.6 \text{ k}} = 1.33 \text{ mA}$$

$$I_{RBP} = 0$$

$$I_{RCP} = 0$$

$$I_{CC(OL)} = I_{RC(OL)} = 1.33 \text{ mA}$$

$$V_{out} = 0.2 \text{ V} \quad V_{out} = V_{CE(OL)} = 0.2$$


5.10 Q. Find the Avg power dissipation.

$$P_{CC(\text{avg})} = \frac{I_{CC(OH)} + I_{CC(OL)}}{2} \times V_{CC}$$

$$= \frac{1.33 + 14.16}{2} \times 5 = 38.7 \text{ mW}$$

* Chapter 6. Diode transistor Logic (DTL).

- 6.1 Basic DTL.



$$- V_{IN} < V_X \quad , \quad D_I \text{ on}$$

$$V_X = V_{DI} + V_{IN}$$

$$V_X = V_{DL} + V_{BE} (F.A)$$

$$* V_{OH} \Rightarrow V_X < V_{DL} + V_{BE} (F.A)$$


$$D_L, Q_0 \text{ off}$$

$$I_{RC} = 0, \quad V_{OUT} = V_{OH} = V_{CC}$$

$$V_{DL} + V_{IN} < V_{DL} + V_{BE} (F.A)$$

$$V_{IN} < V_{BE} (F.A)$$

* VTC :-

* $V_{IL} \Rightarrow Q_0$ turns on when

$$V_X = V_{DL(on)} + V_{BE(F.A)}$$

$$V_{IN} + V_{BE(on)} = V_{DL(on)} + V_{BE(F.A)}$$

$$V_{In_L} = V_{BE(F.A)}$$

* Q_0 saturates when


$$V_{IH} = V_{BE(sat)}$$

$$V_{OL} = V_{CE(sat)}$$

* $V_{IN} > V_x \rightarrow$ DT is off.


R_B must be small for Q_0 to saturate.

* NAND gate.



* 6.2 Modified DTL.

Additional Level - shifting (LNU circuit)



* R_D, U_{EF} : discharge path of Q_0 when it turns from sat

- U_{EF} can be replaced with C_{ind} (R_D decrease)

D_{L2} to improve LVM.

$$-U_{IN} - U_{D_I} + 2U_{DL} + U_{BE} = 0$$

1) * V_{OH} Q_0 opp ($U_{IN} < V_x, D_I$ on)

$$V_x < 2U_{DL} (on) + U_{BE} (F.A)$$

$$U_{IN} < U_{DL} (on) + U_{BE} (F.A)$$

$$V_{OH} = U_{CC}$$


$$-E_{OC} \Rightarrow U_{IL} = U_{BE} (F.A) + U_{DL} (on)$$

$$-E_{OS} \Rightarrow U_{IH} = U_{BE} (sat) + U_{DL} (on)$$

$$V_{OL} = U_{CE} (sat)$$

2) $U_{IN} > V_x, D_I$ opp


Q_0 still satis for R_B small.



الترانزستور اعطاء على مستوى ثابتة
في حالة تقييد

* $V_{HNM} = 3.5$, $V_{LNM} = 1.2V$ → better than V_{LNM} in Basic DTL.

* 6.3 Transistor Modified DTL.



Q_1, Q_2 ... $V_{in} = 1.4$...


* R_D and the ground → discharge part.

* $P < 1$, $P R_B + (1-A) R_B = R_B$

$$N = \frac{I_o}{I_{I'}}$$

* $A=1$ و $(1-A) R_B = 0$ (short ckt B, C).
 لم حيز علي للتيقن تأشير.

Q_L acts like a diode.




* Input high, $V_c > V_B$.

$$V_{BC} - V_e \rightarrow Q_L \text{ F.A.}$$

$$-V_{IL} - V_{D(on)} + V_{BE(F.A)} + V_{D(on)} + V_{BE,O} = 0$$

* Example 6.1

Find UTC.



$V_{In} < V_x$ (DI on).
 $V_{OH} = V_{CC} = 5$, $V_{OL} = 0.2$.


$$V_{IL} = 2 V_{BE(F.A)} = 1.4$$

$$V_{IH} = V_{BE,L(F.A)} + V_{BE(sat)} = 1.5$$

* $V_{IN} < V_x$:- DI on UTC.

$V_{IN} > V_x$:- DI off Power, Fan-out.

- 6.4 NAND Gate .



I_{n1}	I_{n2}	out.
0	0	1
0	1	1
1	0	1
1	1	0

* Any input $< 2V_{BE}$ (F.A), Q_0 off (at least DI on).


$V_{out} = V_{OH} = V_{CC} = \text{Logic H.}$

* All input high, all DI's off

$Q_0 \text{ sat} \Rightarrow V_{out} = V_{OL} = V_{CE}(\text{sat})$
 $= \text{Logic Low.}$

$V_{IN} \geq V_{BE1} + V_{BE0}(\text{sat})$

* 6.5 DTL Fan-out



* Fan-out obtained at: Low output for D_I' to be on.

$$N = \frac{I_{OL}}{I_{I'L}}$$

$$I_{I'L} = \frac{V_{CC}' - V_{I'D}(\text{on}) - V_{C,E_o}(\text{sat})}{R_B} \rightarrow \text{all } R_B, I_{I'L} \text{ Small} \quad \text{--- (1)}$$

→ For power dissipation \sim high

$$I_{OL} = I_{C,o} - I_{R_C}$$

$$= \frac{V_{CC} - V_{C,E_o}(\text{sat})}{R_C} = I_{R_C}(O.L) \quad \text{--- (2)}$$

$$I_{C,0} = \alpha \beta_F I_{B,0} \quad (\alpha = 1)$$

$$I_{B,0} = I_{E,L} - I_{R,D}$$

$$I_{R,D} = \frac{V_{BE}(sat)}{R_D}$$

$$-V_{CC} + I_E \beta R_B + I_{B,L} (1-\alpha) R_B + V_{BE,L} (F.A) + V_{D,L}(on) + V_{BE,0}(sat) = 0$$

$$I_{B,L} = \frac{I_{E,L}}{\beta + 1}$$

$$I_{\beta R_B}(OH) = I_E = \frac{V_{CC} - V_{BE,L}(F.A) - V_{D,L}(on) - V_{BE}(sat)}{\beta R_B + \frac{(1-\alpha) R_B}{\beta + 1}} \quad \text{--- (E)}$$

* Less than R_B \rightarrow ignore I_E \rightarrow I_{OH} \rightarrow high \rightarrow I_{OH} \rightarrow high

* Read Example 6.2 $\rightarrow N=54$


* 6.6 power Dissipation

$$P_{CC}(avg) = \frac{I_{CC}(OH) + I_{CC}(OL)}{2} V_{CC}$$

$$I_{CC}(OH) = I_{RC}(OH) + I_{\beta R_B}(OH) = I_{\beta R_B}(OH) \quad \text{From eqn (1)}$$


* $I_{CC}(OL) = I_{R_C}(OL) + I_{PBB}(OL)$
 eq (2) eq (3)

- DTL NOR gate.



$U_{out} = U_{CC}(sat) = Q \text{ sat.} \quad \leftarrow \text{high } \rightarrow \text{ Input} \quad *$
 $Q \text{ OFF} \quad \leftarrow \text{Low } \rightarrow \text{ Input} \quad *$
 $U_{out} = \text{high}$


* Chapter 7 Transistor Logic (TTL)



- Main different between TTL and DTL that DI and DL in DTL are replaced.
- TTL in general uses an active pull cct. (higher Fan-out)
- TTL faster than DTL.

* The most common families in TTL, 7400 series. (0 → 70°C).
5700 series (-55 → 125°C).

- 7.1 Basic TTL Inverter.



- At Low input $V_{BE} (+ve)$
 $Q_1 \Rightarrow$ provides Q_0 with current also if input is Low Q_1 is a discharge path for Q_0 .

$$I_{B, I} = \frac{V_{CC} - V_{BE, I}(\text{sat}) - V_{CE}(\text{sat})}{R_B}$$

- $I_{B, I}$ high enough to saturate Q_I .

$$- V_{IN} - V_{CE}(\text{sat}) + V_{BE} (?) = 0.$$

$$V_{BE} = V_{IN} + V_{CE}(\text{sat}).$$

Q_0 off $I_C = \text{zero}$ $v_{out} = \text{high}$.

* Q_I operates in an unconventional way: when input is low, I_B enters Q_I and generates I_E , this for collector current into current.

$$I_{C, I} = I_{B, 0} \text{ (Leakage) very small.}$$

$$* V_{OH} \Rightarrow V_{IN} < V_{BE, 0} - V_{CE, I}(\text{sat}).$$

Q_I Sat, Q_0 off.

$$v_{out} = v_{OH} = V_{CC}.$$


$$* V_{IL} \Rightarrow -V_{CE, I}(\text{sat}) + V_{BE, 0} \text{ (F.A)}$$

Q_0 Foc, Q_I Sat.

③ $U_{IH} = -U_{CE(sat)} + U_{BE,o(sat)}$

Q_o E_{os} , Q_I sat.

④ $U_{oL} = U_{CE(sat)}$



If input increases beyond U_{IH} , at some point (logic high)

$$U_{IN} = U_{E,I} > U_{B,I}$$

U_{BE} , $-U_e$ (B-E) J is reverse biased.

$$U_{BC,I} = U_{CC} - I_{B,I} R_B - U_{BE,o(sat)}$$

$\Rightarrow U_{BC} + U_e \Rightarrow Q_I$ ~~operates~~ operates.

In the RA mode.

$$I_E = \beta_R I_{B,I}$$

β_R very small.


لا يملك اقبالاً كبيراً *
عكس

$$I_{C,I} = (1 + \beta_R) I_{B,I}$$

عكس


R.A. $\Leftarrow Q_I$ ليس high in power \leftarrow ليس له قوة

* 7.2 comparison of stored-charge Removal.
(between DTL and TTL)



- Q_0 went from Sat to off
- output went from L to H
- Input " " H to L

* I_D (charge removal) = $I_{R,D, DTL} = \frac{V_{BE}(sat)}{R_D}$



$V_{IN} \xrightarrow{\text{Low}} V_{BE} = V_{CE}(sat)$

$V_{BE} = V_{BE} + V_{CE}(sat)$

$V_{CE} = V_{BE}(sat)$

$$V_{BC,I} = V_{BE,I} + V_{CE(sat)} - V_{BE,O(sat)}$$

$$= 0.2 \text{ max}$$

$$= 0.1 \text{ min}$$

but less than $V_{BC(sat)}$

→ Q_I in F.A mode.

$$I_{B,O(\text{discharge})} = I_{C,E}(\text{F.A.})$$

$$I_{C,I} = \beta_F I_{B,I} = I_{B,O,TTL}$$

$$I_{B,I} = \frac{V_{CC} - V_{BE,I}(\text{F.A.}) - V_{CE(sat)} - V_{IN(\text{Low})}}{R_B}$$

$$I_{B,O,TTL} = \beta_F \left[\frac{V_{CC} - V_{BE,I}(\text{F.A.}) - V_{IN(\text{Low})}}{R_B} \right]$$

DTL is signal output

* T_{TTL} charge removal → I_{DTL} (ch. removal)

Em

* Example 7.1 :-

Find Factor of Improvement of stored charge removal (between TTL and DTL).

$R_D = 5K$ For DTL


$R_B = 2K$ For TTL

$$I_{RD} = \frac{V_{BE0} (sat)}{R_D} = \frac{0.8}{5K} = 160 \mu A.$$


$$I_{B,0} = 50 \left[\frac{5 - 0.2 - 0.7}{2K} \right] = 102.5 m.$$

Factor of improvement = $\frac{102.5 m}{160 \mu} = 640.6.$

- 7.3 Basic TTL NAND Gate and the multi-emitter BJT.



NAND Gate



* Any input Low :-

$$U_{IN} < U_{BE,0} (F.A) - U_{CE, I} (sat)$$

Q_0 off $U_{out} = V_{CC} = \text{Logic high}$
 Q_I sat.

* All input high :-

$U_{BE, I} -ve \Rightarrow Q_I$ in R.A mode.

Q_0 saturate.

$$U_{out} = U_{CE,0} (sat) = \text{Logic Low}$$

A	B	out
0	0	1
0	1	1
1	0	1
1	1	0

* When Input is Low

$$V_{IN} < V_{BE,S} (F.A) - V_{CE,I} (sat).$$

Q_S, Q_O OFF

$I_{B,P}$ is enough run Q_P and DL but
 $R_C > R_{CP} \Rightarrow V_{RC} > V_{RCP}$

$$V_{B,P} < V_{C,P} \Rightarrow V_{B,C,P} = V_C \\ \Rightarrow Q_P \text{ in F.A.}$$

$$- V_{IN} + V_{CE,I} (sat) + V_{B,S} = 0.$$

$$V_{IN} = V_{B,S} - V_{CE,I} (sat).$$

$$Q_S \Rightarrow \text{on} \Rightarrow V_{B,S} = 0.7.$$

* when input is high :-

$Q_I, R.A$ modes

Q_S, Q_O Sat.

$$V_{B,P} = V_{BE,S} (sat) + V_{BE,O} (sat) = 1 \text{ Volt.}$$

not enough to run DL on Q_P .

Note * $Q_P \rightarrow$ on


P.V

$$V_{B,P} = 1.6.$$

UTC \Rightarrow Q_I sat.

power dissipation \Rightarrow $Q_I R_A$

* 7.5 Standard TTL UTC



* at Low input $\text{Input} < 2 U_{BE} - U_{CE}(\text{sat})$,

$$I_{RB} = \frac{V_{CC} - U_{BE, I(\text{sat})} - U_{I, N(\text{Low})}}{R_B}$$

Large enough to saturate Q_I -
 Q_S, Q_O off.

$$I_C, I_E(\text{sat}) = I_{B, 0} (\text{leakage}).$$

Q_P in FA mode, D_L on


Ignore $I_{B,P} (F.A) = I_{RC}$.

$$U_{out} = U_{CC} - U_{BE,P} (F.A) - U_{DL} (con)$$

$$U_{OH} = 3.6 \text{ V}$$

- U_{IL} → input at which Q_s turns to F.A mode, ~~where~~

$$U_{IN} = U_{BE,s} (F.A) - U_{CE} (sat) = 0.5$$



- As input increases, Q_s draws more current.

$$U_{out} = U_{CC} - \underbrace{I_{RC} R_C}_{\substack{\downarrow \\ \text{increases}}} - U_{BE,P} (F.A) - U_{DL} (con) \rightarrow \text{dec.}$$

- U_{IB} → input Break point: E_{oc} for Q_s

$$U_{IB} = 2 U_{BE} (F.A) - U_{CE} (sat) = 1.2$$

⊗ at which Q_o turns to F.A mode.

when Q_o & Q_s are both on current

through R_c increase even more.

U_{out} drops faster → U_{TC} curve is steeper

* U_{oB} \rightarrow output Break point.

$$U_{oB} = U_{CC} - I_{RC} R_C - U_{BE,P} - U_{DL(Con)}$$

ignore $I_{B,P} (F.A), I_{B,S} (F.A)$

$I_{B,O} (E.O.C)$, also ignore.

$$I_{RC} \approx I_{C,S} \approx I_{E,S} \approx I_{RD} = \frac{U_{BE,O} (F.A)}{R_D}$$

$$U_{oB} = U_{CC} - U_{BE,O} (F.A) \frac{R_C}{R_D} - U_{BE,P} (F.A) - U_{DL(Con)}$$


$$\approx 2.5$$

* U_{IH} $\therefore Q_S, Q_O$ saturate.

$$U_{IH} = 2 U_{BE(sat)} - U_{CE,I(sat)} = 1.4$$

$$\underline{U_{oL}} = U_{CE,O(sat)} = 0.2$$

* 7.6 Fan-out



Subject: 63.

Fan-out analysis performed at driver output Low,
for Q_1' to operate in sat mode.

IF Q_1' operate in R.A (high input at load)
 $I_{I_1}' = I_{E, I} (R.A).$

$$N = \frac{I_{OL}}{I_{I_1}'}$$

$$I_{I_1}' = I_{R_B} = \frac{V_{CC} - V_{BE}(sat) - V_{CE, I}(sat)}{R_B}$$

$$I_{OL} = I_{C, O} = \alpha_F I_{B, O}$$

$$I_{B, O} = I_{E, S} - I_{R_D}$$

$$I_{R_D} = \frac{V_{BE, O}(sat)}{R_D}$$


$$I_{E, S} = I_{B, S} + I_{C, S}$$

$$I_{C, S} = I_{R_C} = \frac{V_{CC} - V_{CE, S}(sat) - V_{BE, O}(sat)}{R_C}$$

$$I_{B, S} = I_{C, I} = (1 + \beta_R) I_{B, I}$$

$$I_{R_B} = I_{B, I} = \frac{V_{CC} - V_{CE, I}(R.A) - 2V_{BE}(sat)}{R_B}$$

7.7 TTL Power Dissipation :-



$I_{cc}(OH) :-$ (with no load).

$$I_{RB}(OH) = \frac{V_{cc} - U_{BE,I}(sat) - U_{IN}(Low)}{R_B}$$

$U_{CE}(sat)$
OR $U_{IN}(Low)$


$$I_{RC}(OH) = I_{Bp}(F.A) \approx 0$$

$$I_{Rcp}(OH) = 0$$

with load $I_{E1p} = I_{E'I}(R.A)$ (u.saml)

* $I_{cc}(OL) :-$

$$I_{RB}(OL) = \frac{V_{cc} - U_{BE,I}(R.A) - 2U_{BE}(sat)}{R_B}$$



$$I_{RC} (OL) = \frac{V_{CC} - V_{CE,sat} - V_{BE,s} (sat)}{R_C}$$

$$I_{Rsp} = 0$$

$$P_{CC} (avg) = \frac{I_{CC} (OH) + I_{CC} (OL)}{2} \times V_{CC}$$

* Example 7.4, $P_{CC} (avg) = 10.4 \text{ mW}$

- 7.9 Low power TTL (LTTL)

higher values of Resistors.

Lower values of current.

Lower values of power.

Fan-out decreases (disadvantage)

$$T = RC \uparrow \text{ (Time delay), speed } \downarrow \text{ (disadvantage)}$$

design wise use *

* Example 7.5, $P = 919 \mu\text{W}$

- 7.10 High speed TTL


Less Resistance values.

higher speed $T = RC \downarrow$


current \uparrow , Fan-out \uparrow , \checkmark

power \uparrow X.

Q_P and D_L are replaced with a Darlington pair



Back to 7.4




* Compare TTL Speed to Basic

TTL speed.

$$T = R_{CP} C_{eq}$$

$$I_{R_{CP}} = \frac{V_{CC} - V_{CE,P} - V_{DL(on)} - V_{CE(sat)}}{R_{CP}}$$

Basic TTL :-




$$R_{CP} \approx 0.1 R_C$$

$$I_{Basic} = R_c \text{ ceq.}$$



$$I_{Rc} = \frac{V_{cc} - V_{CE(sat)}}{R_c}$$

$$\left. \begin{matrix} I_{Basic} > I_{TTL} \\ I_{Rc} < I_{RCP} \end{matrix} \right\} \Rightarrow \text{TTL much Fast.}$$

* Chapter 8 Schottky Transistor Transistor Logic (STTL).




- Schottky Diode (SBD) :-



$$V_{SD} (on) = 0.3$$

* when Q saturates, $V_{BC} = V_{BC(sat)}$.
 If an SBD is connected between base and collector it will divert the input current and it will turn on to clamp V_{BC} at $V_{SD} (on) = 0.3$.



* Regular Q saturates at $U_{BC(sat)} = 0.6V$.
 If SBD is connected between Base and collector and current is applied SBD will turn on and direct current from Q, preventing Q from saturation $U_{BC} = U_{SBD} < U_{BC(sat)}$

* Operation modes - 8

1. $U_{BC} = -U_C$, $U_{BE} = -U_C$

Q_{SBD} off and current zero (SBD off, Q off).

2. FA mode.

$U_{BE} = +U_C$, $U_{BC} = -U_C$, Q_{SBD} in F.A mode

SBD off, Q F.A, $U_{BE(F.A)} = 0.7$, $I_C = \beta I_B$.

$$I_E = I_B + I_C$$

3. Hard mode.

$U_{BC} = +U_C$, $U_{BE} = +U_C$.


SBD on, Q on.

$$U_{BC(hard)} = U_{SBD} = 0.3$$

$$U_{BE(hard)} = 0.5 = U_{BE(hard)} - U_{SBD}$$

* $I_c = \beta I_B$

$I_{SBD} = I_c - I_c' = \beta I_B - I_c'$



4 - Reverse Schottky (RS)

$U_{BC} + U_c$, SBD on.

$U_{BC} = U_{SBD} < U_{BC} (R.A.)$

(B-c) J \Rightarrow open.



$U_{BE} - U_c$, (B-E) junction open.

$I_B' = I_{SBD} = -I_c'$ (مساوية)

$U_{BC} (RS) = U_{SBD}$

* Example 8.1

Fnd the Logic swing (Ls)



Subject: 70

$$V_{OH} = V_{CC} = 5$$

$$V_{OL} = V_{CE}(\text{hard}) = 0.5$$


$$L_S = 5 - 0.5 = 4.5$$

$$V_{IL} = V_{BE}(F.A.) = 0.7$$

$$V_{IH} = I_B R_B + V_{BE}(\text{hard})$$

$$I_B = \frac{I_C}{\beta}$$

* 8.3 Schottky-clamped TTL (sTTL)



Q_1, Q_2 Darlington pair provide high current.

* R_{BD} , R_{CD} are designed such that Q_0 and Q_D turn on simultaneously also, Q_0 , R_{BD} , R_D are conduction path for Q_s to ground. if Q_D is off, Q_s will be off too.

Q_s will run only when Q_0 , Q_D are on.

⇒ no Break point and transition width is narrower than in regular TTL.

- Q_D , R_{BD} , R_{CD} discharge path for Q_0 .

⇒ high speed.

STTL $T = 2\text{ns}$.

regular TTL, $T = 10\text{ns}$.


$$Q_{P_2} \Rightarrow + U_{CE,P} + U_{BE,P_2} - U_{CE,P_2} = 0.$$

$$U_{CE,P_2} = U_{CE,P} + U_{BE,P_2} > U_{CE}(\text{sat}).$$

does not saturate ⇒ no need for Q_{SBD} .


R_{EP} : Discharge path for Q_{P_2} .

* $R_{BD} > R_{CD}$, I_{BD} ignored when Q_0 is on.




* Q_D does not follow piece wise analysis.
 \Rightarrow on when Q_0 on.

* Example 8.2 (STTL VTC)



$$V_{out} = V_{cc} - I_{rc} R_c - V_{BE} - V_{BE}$$



- Input Low. Q_3, Q_0 off.

* $U_{oH} \rightarrow U_{in} < 2U_{BE}(F.A) - U_{CE}(\text{hard})$.

Q_0, Q_3 off, Q_P, Q_{P2} F.A.

$$I_{Rc} = I_{Bp}(F.A) \approx 0$$

$$U_{oH} = U_{cc} - 2U_B(F.A) = 3.6$$

$$U_{Rc} > V_{Rcp} \Rightarrow U_{Bc,p} - U_e, Q_P \text{ F.A.}$$

Q_{P2} also F.A.

* Input high. Q_3, Q_0 Hard $U_{Bp} = 1.3U$.

enough to turn Q_P to F.A, but

Q_{P2} off.

U_{IL} when Q_0, Q_3 turn F.A

$$U_{IL} = 2U_{BE}(F.A) - U_{CEI} \text{ hard}$$

$$= 0.9$$

* are performed when Driver o/p is Low so that Q_1 is hard and current flows.

$$N = \frac{I_{OL}}{I_{IL}}$$

$$I_{IL} = \frac{U_{CC} - U_{BE,I}(\text{hard}) - U_{CE,O}(\text{hard})}{R_{B'}}$$

$$I_{OL} = I_{CO} = \beta_F I_{BO}$$

$$I_{BO} = I_{ES} - I_{CD}$$

$$I_{CD} = \frac{U_{BE,O}(\text{hard}) - U_{CE,D}(\text{hard})}{R_{CD}}$$

$$I_{ES} = I_{CS} + I_{BS}$$

(ignore $I_{BP(SA)}$) $I_{CS} \approx I_{RC} = \frac{U_{CC} - U_{CE,S}(\text{hard}) - U_{BE,O}(\text{hard})}{R_C}$

$$\begin{aligned} I_{B,S} &= I_{SBD} = I_{RB} \\ &= \frac{U_{CC} - U_{BC}(R_S) - 2U_{BE}(\text{hard})}{R_B} \end{aligned}$$

$$U_{BC}(R_S) = U_{SBD} = 0.3 U$$

Subject: 76.

* Example 8.3 (Fan-out).

$$N = 149.2 = 149.$$

8.5 * power Dissipation :-

1. $I_{CC}(OH) = I_{RB}(OH) + I_{RC}(OH) + I_{RCp}(OH)$

$$I_{RB}(OH) = \frac{V_{CC} - V_{BE,I}(\text{hard}) - V_{IN}(\text{Low})}{R_B}$$

$$I_{RC}(OH) = I_{BP}(F.A) \text{ Ignore } \approx 0.$$

$$I_{RCp}(OH) = I_{E,p}(OH) = \frac{V_{CC} - V_{BE,p}(F.A)}{R_{EP}}$$

Φ_{P2} considered off (load or no load floated) ($I_{E,s}(R,s) = 0$).

2. $I_{CC}(OL) =$

$$I_{RB}(OL) = \frac{V_{CC} - V_{BC}(R,s) - 2 V_{BE}(\text{hard})}{R_B}$$

$$I_{RC}(OL) = \frac{V_{CC} - V_{CE,s}(\text{hard}) - V_{BE,o}(\text{hard})}{R_C}$$

$$I_{Rcp}(oL) = I_{REp}(oL) = \frac{V_{CE,s}(Maxd) + V_{BE,o}(Maxd) - V_{BE,p}(Maxd)}{R_{EP}}$$

$$I_{CC}(oL) = I_{Rcp}(oL) + I_{Rc}(oL) + I_{RB}(oL) *$$

$$P_{avg} = \frac{I_{CC}(oL) + I_{CC}(oH)}{2} \times V_{CC}$$

Example 8.4 $\Rightarrow P_{CC}(avg) = 20.05 \text{ mW}$.


8.6 Low power STTL (LSTTL)

VTC, Fan-out, power Dissipation.

*

* Chapter 19 Emitter coupled Logic (ECL)

11.1 BJT current switch.



$$I_{RE} = \frac{V_E + V_{EE}}{R_E}$$

$$V_{IN} = V_{CC} - I_{C1} R_{C1}$$

$$V_{UNIN} = V_{CC} - I_{C2} R_{C2}$$

$$V_E = V_{IN} - V_{BE}$$

or


$V_E = V_{BE} - V_{BE}$, depends on which BJT is on.

$$* V_{BE} (F.A) = V_{BE} (ECL) = 0.75 V.$$

1 - if $V_{IN} < U_{BB}$, Q_I off, Q_R on.
 V_{INV} high, V_{INUV} low.

2 - if $V_{IN} > U_{BB}$, Q_I on, Q_R off.
 V_{INV} low, V_{INUV} high.

11.2 ECL (current switch etc).



منه الانتقال من H الى L

* Consider V_{INV} for o/p

1 - U_{OH}

$$V_{IN} < U_{BB}$$

Q_R on

$$U_E = U_{BB} - U_{BE,R} \text{ (ECL)}$$

$$U_{BE,I} = V_{IN} - U_E$$

$$= \underbrace{V_{IN} - U_{BB}}_{-U_E} + U_{BE,R}$$

$$U_{BE,I} < U_{BE} \text{ (ECL)} \Rightarrow Q_I \text{ OFF}$$

$$I_{C,I} = 0.$$

$$V_{out} = V_{OH} = V_{IN} = V_{CC}.$$

* Threshold voltage.

$$V_{IN} = V_{BB}, \quad \varphi_I, \varphi_R \rightarrow 0$$

$$I_{RE} = \frac{V_{BB} - V_{BE,I} (ECL) + V_{EE}}{R_E} = 2I_{C,I}$$

$$V_{IN} = V_{CC} - I_{C,I} R_{C,I}$$

$$I_{C,I} = \frac{I_{RE}}{2}$$

For certain values of resistors.

$$V_{IN} = V_{out} = V_{BB}.$$

Design سوال

$$* T.W = 0.1 = V_{IH} - V_{IL}$$

تک

$$V_{INL} = V_{BB} - 0.05$$

$$V_{INH} = V_{BB} + 0.05$$

$$* V_{OL} \rightarrow V_{IN} \rightarrow V_{BB}$$

φ_I on

$$V_E = V_{IN} - V_{BE,I} (ECL)$$

$$\text{at } V_{IN} = V_{BB} + 0.05$$

$$\begin{aligned} * U_{BE,R} &= U_{BB} - U_E \\ &= U_{BB} - U_{IN} + U_{BE,I} \end{aligned}$$

$$U_{BE,R} = U_{BB} - U_{BB} - 0.05 + U_{BE,I}$$

$$U_{BE,R} < U_{BE}(ECL)$$

$\Rightarrow Q_R$ OFF.

$$- I_{RE} = \frac{U_{IN} - U_{BE} + U_{EE}}{R_E} = I_{C,I}$$

$$- U_{INV} = U_{CC} - I_{C,I} R_{C,I}$$

$$- U_{IN} = U_S, U_{IN} u(U_S): \text{ when } Q_I \text{ saturates.}$$

$- Q_R$ does not saturate since U_{BB} is fixed.

$$* I_{RE} = \left(\frac{U_S}{R_E} - U_{BE,I}(\text{sat}) + U_{EE} \right) / R_E \approx I_{C,I}$$

$$- U_{INV}(U_S) = U_{CC} - \frac{U_S - U_{BE,I}(\text{sat}) + U_{EE}}{R_E} R_{C,I} \quad \text{--- eqn (1)}$$

$$- U_{INV} = U_S - U_{BE,I}(\text{sat}) \quad \text{--- eqn (2)}$$


Solve 1 + 2 For U_S .

$$* \quad V_s = \frac{V_{CC}}{1 + \frac{R_c I}{R_E}} + \frac{R_c I}{R_E} [V_{BE(sat)} - V_{EE}]$$


$$V_s = \frac{V_{CC} + V_{BC(sat)} + \frac{R_{cI}}{R_E} [V_{BE(sat)} - V_{EE}]}{1 + \frac{R_{cI}}{R_E}}$$

* Example 11.1

11.4 Basic ECL, NOR, OR Gate.



$R_{cI} < R_{cP} \Rightarrow$ OR گیتا ترانسistor ہوتا ہے



A	B	NOR	OR
0	0	1	0
0	1	0	1
1	0	0	1
1	1	0	1

* Any input high Q_I on, Q_R off (corresponding).

$$V_{NOR} = V_{CC} - I_{C,I} R_{C,I} \quad \text{--- Low}$$

$I_{R,E}$


$V_{OR} \Rightarrow$ high.

* All inputs Low, Q_I 's OFF - $V_{NOR} \rightarrow$ high
 - $V_{OR} \rightarrow$ Low.

* Advantages :-

1. Low Sensitivity to noise, due to differential nature of the ckt.
2. V_{CC} always provides ckt with const. current.

11.5 MECL (I) NOR/OR Gate with output (Buffer) :-



high speed \leftarrow Fan-out \uparrow \leftarrow power dissipation \uparrow
 disadvantage \leftarrow power \uparrow \times

* Q_{BN}, Q_{BO} : Buffers (F.A)

- high output current \rightarrow high Fan-out. \checkmark
- \rightarrow high speed. (Fastest). \checkmark
- \rightarrow high power dissipation. \times

* provides level shifting between current switch and V_{NoR} and U_{oR} .


For input and o/p to be compatible,

$R_{DN}, R_{DO} \Rightarrow$ pull-down.

* disadvantage \rightarrow high current spikes due to switching capability.

* For more than one input $R_{CI} < R_{CR}$

* 11.6 MECL UTC.



* $V_{oH} \rightarrow$ input Low

Q_I off, Q_R on

$$V_{NoR} = V_{oH} = 0 - I_{B, BN} R_{CI} - U_{BE, BN} \quad (ECL)$$

Subject: 86

$$* I_{B, BN} R_{CE} + U_{BE, BN} (E_{CL}) + \frac{I_{E, BN} R_D}{\beta + 1} - U_{EE} = 0$$

$I_{B, BN} (\beta + 1)$

$$- I_{B, BN} = \frac{U_{EE} - U_{BE}}{(R_{CE} + R_D (\beta + 1))}$$

② $U_{IL}, U_{IH} :-$

$$U_{IL} = U_{BB} - 0.05$$

$$U_{IH} = U_{BB} + 0.05$$

③ V_{OL} , input high, Q_I (on), Q_R (off)

$$V_{NoR} = V_{OL} \quad (E_{CL})$$
$$= 0 - I_{RCI} R_{CI} - U_{BE, BN} \uparrow$$


$I_{B, BN}$ can be ignored compared to I_{CI} .

$$I_{RCI} \approx I_{CI} \approx I_{RE}$$

$$= \frac{U_{IH} - U_{BE, I} (E_{CL}) + U_{EE}}{R_E}$$

$$U_{IH} = U_{BB} + 0.05$$

VEE ko nLE, hme Power supply ke liye use krna hoga.



4) V_s and V_{NoR} (V_s) when Q_1 saturates.

$$V_{NoR} = - \left(\frac{+V_s - V_{BE,I(sat)} + V_{EE}}{R_E} \right) R_{C,I} - V_{BE,BN}(E_{CL})$$

$$V_{NoR} = V_s - V_{BC,I(sat)} - V_{BE,BN}(E_{CL})$$

$$V_s = \frac{V_{BC}(sat) + \frac{R_{C,I}}{R_E} [V_{BE}(sat) - V_{EE}]}{1 + \frac{R_{C,I}}{R_E}}$$

Subject: 88

* Noise Sensitivity and Immunity.

- Noise Sensitivity :- Quantifies input variations that affects output.

$$HNS = V_{OH} - V_m$$

$$LNS = V_m - V_{OL}$$

* Immunity :- ability to reject noise $HNI = \frac{HNS}{L_s}$

$$HNI = \frac{V_{OH} - V_m}{L_s}$$

$$LNI = \frac{LNS}{L_s} = \frac{V_m - V_{OL}}{L_s}$$

- Example 11.2 $V_{BB} = -1.175$

Immunity, Logic swing, noise margin.

$$V_{OH} = -0.76, \quad V_{TL} = -1.225, \quad V_{IH} = -1.1225$$

$$V_{OL} = -1.55, \quad V_s = -0.29 \text{ V.}$$

$$V_{NOR} = -1.64 \text{ V.}$$

$$L_s = -0.76 + 1.55 = 0.79$$

$$HNM = -0.76 + 1.125 = 0.365$$


$$LNM = -1.225 + 1.175 = 0.325$$

$$HNI = \frac{-0.76 + 1.175}{0.79} = 0.53 \text{ V.}$$


$$LNI = \frac{-1.175 + 1.55}{0.79} = 0.475 V$$

← الاسم تكون قسرية من 0.5

* $U_{TC} (OR)$



* 11.7 Fan-out $MECL(I)$ NOR



$$N = \frac{I_{OH}}{I_{IH}} \Rightarrow \text{Load must be on.}$$

$$I_{IH} = I_{B, BN} = \frac{I_{E, BN}}{\beta + 1} = \frac{I_{RE}}{\beta + 1}$$

$$I_{RE} = \frac{U_{OH} - U_{BE, I} (E_{CL}) + U_{EE}}{R_E}$$

$$I_{OH} = I_{E, BN} - I_{RDN}$$


$$I_{E, BN} = I_{B, BN} (\beta + 1)$$

$$I_{RDN} = \frac{0 - U_{BE, BN} (E_{CL}) - U_{OH}}{R_{DN}}$$

$$I_{RDN} = \frac{U_{OH} + U_{EE}}{R_{DN}}$$

+ Example 11.3 $\Rightarrow N = 87.5 = 87$

* 11.8 :- ECL power Dissipation.



* $I_{EE} (oH)$ input Low :-

$$1) I_{RE} (oH) = \frac{V_{BB} - V_{BE,R} + V_{EE}}{R_E}$$

$$2) I_{RD,N} (oH) = \frac{V_{oH} + V_{EE}}{R_{D,N}}$$

$$3) I_{RD,o} (oH) = \frac{V_{oL} + V_{EE}}{R_{D,o}}$$

$$I_{EE} = \sum \text{Current } (oH).$$

* $I_{EE} (oL)$, input high :-

$$I_{RE} (oL) = \frac{V_{oH} + V_{BE,I} + V_{EE}}{R_E}$$

$$I_{RD,o} (oL) = \frac{V_{oL} + V_{EE}}{R_{D,N}} \quad (NOR)$$


$$I_{RD,o} (oL) = \frac{V_{oH} + V_{EE}}{R_{D,o}} \quad (OR)$$

$$* \text{ Example :- } P_{avg} = \frac{I_{EE} (oH) + I_{EE} (oL)}{2} V_{CC}$$

$$= 35.6 \text{ mW}$$

* Chapter 16 :- Metal oxide Semiconductor (FET) :-
MOSFET.

- N-Mos , PMos




نفس اتجاه التيار
بالعاليين

N-Mos


$I_G = \text{Zero}$

دنيا نفس السلك من غير

* P-Mos :-



CMOS



17 19 23,24
Load $\Rightarrow R$, NMos, PMos

* Enhancement! - $V_{TN} +ve$
 $V_{TP} -ve$

* 16.3. Mos FET operation Modes (NMos)

* Cut off $\rightarrow V_{GS} < V_{TN}$, NMos off.

$$I_D = 0.$$

* Linear mode.


 $V_{GS} > V_{TN}$, $V_{DS} < V_{DS}(\text{sat})$.

$$V_{DS}(\text{sat}) = V_{GS} - V_{TN}.$$

$$I_D(\text{lin}) = K_n \left[(V_{GS} - V_{TN}) V_{DS} - \frac{V_{DS}^2}{2} \right]$$

 \rightarrow Transconductance (mA/V)

*



$$V_{DS}(\text{sat}) = V_{GS} - V_{TN}.$$

* Sat Mode, $V_{GS} > V_{TN}$

$$I_D(\text{sat}) = \frac{K_n}{2} (V_{GS} - V_{TN})^2.$$

Subject: 94

1 1

- $V_{DS} > V_{DS(sat)}$.

* 15.4 Mosfet Transconductance :-

$k_n = \underbrace{\mu_n C_{ox}}_{k_n'} \frac{W}{L}$ width and length of gate
area = wL .

$k_p = \underbrace{\mu_p C_{ox}}_{k_p'} \frac{W}{L}$

μ :- mobility of electrons or holes

C_{ox} :- capacitance of oxide layer per unit area

$C_{ox} = \frac{\epsilon_{ox}}{t_{ox}}$, ϵ_{ox} :- permittivity of oxide
 t_{ox} :- thickness of oxide

$\therefore k_n = k_n' \frac{W}{L}$, $k_p = k_p' \frac{W}{L}$.

2) $V_{SG} > -V_{TP}$

$V_{SD} < V_{SD}(\text{sat})$ Linear.

$V_{SD}(\text{sat}) = V_{SG} + V_{TP}$

$I_{DP} = k_p \left[(V_{SG} + V_{TP}) V_{SD} - \frac{V_{SD}^2}{2} \right]$


3) $V_{SG} > -V_{TP}$

$V_{SD} \geq V_{SD}(\text{sat})$

$I_{DP} = \frac{k_p}{2} (V_{SG} + V_{TP})^2$

* Chapter 17 :- Introduction to Mos Digital cct.

General N Mos Inverter




$V_{IN} = V_{GS}$

$V_{out} = V_{DS}$



$V_{out} = V_{DD} - I_D R_L$

17.2 Zero-Drain Current. Mosfet :-



$V_{DS} (sat) > 0$

$V_{GS} > V_{TN} \rightarrow$ linear on.

$I_D \rightarrow 0$

$V_{DS} \rightarrow 0$, but in active mode.

* Mathematically :-

V_{GS} high \rightarrow Active mode

$I_D = K_n \left[(V_{GS} - V_{TN}) V_{DS} - \frac{V_{DS}^2}{2} \right] = 0$

$V_{DS} = 2 \frac{(V_{GS} - V_{TN})}{V_{DS}} > V_{DS}$

$V_{DS} > V_{DS} (sat) \quad | \quad 2 V_{DS} (sat) > V_{DS} (sat)$

Example 17.1, Find Resistance of D-S channel R_{DS} :-

$$V_{GS} = 5, \quad V_T = 1, \quad k = 40 \mu A / V^2$$

a) $V_{DS} = 3,$

$$I_D = k_n \left[(V_{GS} - V_{TN}) V_{DS} - \frac{V_{DS}^2}{2} \right]$$

$$\frac{dI_D}{dV_{DS}} = R_{DS}^{-1}$$

$$\frac{dI_D}{dV_{DS}} = k_n (V_{GS} - V_{TN} - V_{DS})$$

$$\frac{dV_{DS}}{dI_D} = \frac{1}{k_n (V_{GS} - V_{TN} - V_{DS})}$$

$$R_{DS} = \frac{1}{40 \mu (5 - 1 - 3)} = 25 \text{ k} \Omega$$

$$R_{DS} = \frac{\Delta V_{DS}}{\Delta I_D}$$

b) $V_{DS} = 0$

$$R_{DS} = \frac{1}{40 \mu (5 - 1)} = 6.25 \text{ k} \Omega$$

$V_{DS} \uparrow, R_{DS} \uparrow, \text{conductivity} \downarrow$


$V_{DS} \downarrow, R_{DS} \downarrow, \text{conductivity} \uparrow$

→ N.Mos is used as a pull-down

P.Mos is used as a pull-up.

* Example 17.2 :- Graphically Determine VTC

$R_L = 10\text{K}\Omega, V_{DD} = 10\text{V}, V_{TN} = 1, K = 2\text{mA/V}^2$



$V_{DD} = I_D R_L + V_{DS} \Rightarrow$

DCLL \Rightarrow DC Load line.


$V_{DS} = V_{DD} - I_D R_L$

at $I_D = 0, V_{DS} = V_{DD} = 10\text{V}$

at $V_{GS} = 0, I_D = \frac{V_{DD}}{R_L} = 1\text{mA}$

A, B, C, D, E \Rightarrow Q-point

E, D \Rightarrow linear, C, B, A \Rightarrow Sat.



$$V_{DS}(\text{sat}) = V_{GS} - V_{TN}$$

A, B, C : sat, $I_D = \frac{kn}{2} (V_{GS} - V_{TN})^2$

$V_{GS} = 1, 2, 3$ Volt.

$V_{DS} = V_{DD} - I_D R$

C, D : linear. $V_{GS} = 4, 5$

$I_D = kn \left[(V_{GS} - V_{TN}) - \frac{V_{DS}}{2} \right]$

$V_{DS} = V_{DD} - I_D R_L$

I_D, V_{DS}

	V_{GS}	I_D (mA)	V_{DS}
sat	A ← 1	0 → 10	
	B ← 2	1 → 9	
	C ← 3	4 → 6	
linear	D ← 4	8 → 2	
	E ← 5	9 → 1	

* Example 7.4, Find the partial Differential equation for I_D when NMOS is in linear Mode.

$$I_D (V_{GS}, V_{DS})$$

$$dI_D (V_{GS}, V_{DS}) = \frac{dI_D}{dV_{GS}} \cdot dV_{GS} + \frac{dI_D}{dV_{DS}} \cdot dV_{DS}$$


$$I_D = k_n \left((V_{GS} - V_{TN}) V_{DS} - \frac{V_{DS}^2}{2} \right)$$

$$\frac{dI_D}{dV_{GS}} = k_n V_{DS}$$

$$\frac{dI_D}{dV_{DS}} = k_n (V_{GS} - V_{TN} - V_{DS})$$

$$dI_D = \underbrace{k_n V_{DS}}_{V_{out}} \underbrace{dV_{GS}}_{dV_{in}} + k_n \underbrace{(V_{GS} - V_{TN} - V_{DS})}_{V_{in}} \underbrace{dV_{DS}}_{dV_{out}}$$

$$\frac{dV_{out}}{dV_{in}} = -1$$



* 17.6 Power Dissipation

* Static power Dissipation

$$P_{DD} (avg) = V_{DD} \frac{I_{DD} (OH) + I_{DD} (OL)}{2}$$

* Dynamic power Dissipation :-

exists also in BJT ccts, but ignored
($P_{dyn} \ll P_{static}$) For Mos, P_{static} is also
small and P_{dyn} can't be ignored.

* P_{dyn} : Found when output switches between high
and low.

* MosFet ccts have the smallest power
Dissipation.

- CMOS have the least power dissipation
amongst all Logic cct.

$$P_{Dyn} = C_L \cdot V_{DD} \cdot f$$

C_L , switching freq., capacitance for load

$$P_{Total} = P_{stat} + P_{dyn}$$


* Example 17.5, $V_{DD} = 5$, $f = 0.5 \text{ MHz}$, $C_L = 10 \text{ pF}$
 $I_{DD}(CoH) = 5 \mu$, $I_{DD}(CoL) = 12 \mu$.

$$P_{dyn} = 10 \text{ p} \times 0.5 \text{ M} \times 25 = 125 \mu \text{w}$$

$$P_{stat} = \frac{5 \mu + 12 \mu}{2} \times 5 = 262 \mu \text{w}$$

$$P_T = 125 + 262 = 387 \mu \text{w} = 0.387 \text{ mW}$$

* 17.7 Fan-out.



- Fan-out: Max capacitance allowed at out of driver that can produce an acceptable switching time.

① charging

input $H \rightarrow L$, output $L \rightarrow H$

N Lin \rightarrow off, cap will charge.

$$I_{CL} = I_L = C_L \frac{dv_{out}}{dt}$$

② discharging:

input $L \rightarrow H$, output $H \rightarrow L$

N off \rightarrow lin, cap will discharging.

$$* I_{CL} = I_D = I_L = C_L \frac{dv_{out}}{dt}$$

$$I_{CL} = C_L \frac{dv_{out}}{dt}$$

$$I_{CL} = C_L \frac{dv_{out}}{dt}$$

$$\int_{t_1}^{t_2} I_{CL} dt = \frac{C_L}{I_{CL}} \int_{v_1}^{v_2} dv_{out}$$

$$\Delta t = \frac{C_L}{I_{CL}} \Delta v$$

* Example 17.6, Find $C_{L, \text{Max}}$ For $\Delta t = 1 \mu s$
(max switching time).

$$I_{CL \text{ charge}} = 50 \mu A, \quad I_{CL \text{ Discharge}} = -20 \mu A$$

$$V_{OH} = 5 V, \quad V_{OL} = 0.5$$

$$C_L = I_{CL} \frac{\Delta t}{\Delta v} \rightarrow \text{charging}$$

$$C_L = \frac{50 \mu A \cdot 1 \mu s}{5 - 0.5} = 11.1 \text{ pF}$$

② Discharging:

$$C_L = \frac{(-20 \mu A) \cdot (1 \mu s)}{-20 - 0.5} = 4.44 \text{ pF}$$

① if you pick $C_L = 11.1 \text{ pF}$ find Δt for both cases.

$$\Delta t_{ch} = 1 \mu s, \quad \Delta t_{dis} = \frac{11.1 \text{ pF} \cdot (-4.5)}{-20} = 2.5 \mu s > 1$$

∴ pick $C_L = 11.1 \text{ pF}$ as it is the max.

* $C_L = 4.44 \text{ pF}$


$$\Delta t_{ch} = \frac{4.44 \times 4.5}{50 \mu} = 0.4 \mu\text{s}$$

$$\Delta t_{dis} = 1 \mu\text{s}$$

1 μs is the AT for C_L is L

$\therefore C_L = 4.44 \text{ pF}$, is the correct answer, obvious since P_b was obtained from the smaller current.

* Chapter 19 Saturated Enhancement only Loaded Nmos Inverter.
 + 19.1 and 19.3 operation + VTC



$$V_{IN} = V_{GS}$$

$$V_{out} = V_{DS}$$

D_L and C_L are connected

$$V_{GSL} = V_{DSL}$$

$$V_{DSL}(\text{sat}) = V_{GS} - V_{TL} = V_{DSL} - V_{TL}$$

$$V_{DSL} > V_{DSL}(\text{sat})$$

→ ML always saturating

① V_{IN} Low, No off.

$$V_{IN} < V_{To}$$


$$V_{GS} < V_{To}$$

$$V_{out} = V_{DD} - V_{DSL}$$

$$I_{Do} = \text{Zero} = I_{DL}(\text{sat}) = \frac{K_L}{2} [V_{GS} - V_{TL}]^2$$

$$V_{GS} = V_{TL}$$

$$V_{out} = V_{OH} = V_{DD} - V_{TL}$$



② V_{IL} can't be formed at $\frac{dV_{out}}{dV_{in}} = -1$ due discontinuity. $V_{IL} = V_{To}$

② during transition both saturate

$$I_{DL}(\text{sat}) = I_{Do}(\text{sat})$$

Subject: ... 106 ...

$$\frac{K_L}{2} (V_{GS_L} - V_{TL})^2 = \frac{K_O}{2} (V_{GS_O} - V_{TO})^2$$

$$V_{GS_L} = V_{DD} - V_{out} \quad \text{--- (1)}$$

$$V_{GS_O} = V_{IN}$$

$$V_{out} = -\sqrt{\frac{K_O}{K_L}} V_{IN} + V_{TO} \sqrt{\frac{K_O}{K_L}} + V_{DD} - V_{TL} \quad \text{--- (2)}$$

the bigger $\sqrt{\frac{K_O}{K_L}}$, the steeper the VTC curve.

(3) mid point $V_{IN} = V_{out} = V_M$, Both sat.
either (1) or (2)

$$V_M = \frac{V_{TO} \sqrt{\frac{K_O}{K_L}} + V_{DD} - V_{TL}}{1 + \sqrt{\frac{K_O}{K_L}}}$$

(4) V_{OL} , at high input = $V_{OH} = V_{IN}$ (vol)

$$I_{D_O} (lin) = I_{D_L} (sat)$$

$$K_O \left[(V_{GS_O} - V_{TO}) V_{DS} - \frac{V_{DS}^2}{2} \right] = \frac{K_L}{2} (V_{GS} - V_{TL})^2$$

$$V_{GS} = V_{IN} (V_{OL}) = V_{DD} - V_{TL}$$

$$V_{DS_O} = V_O = V_{OL}$$

$$V_{GS_L} = V_{DD} - V_{out} = V_{DD} - V_{OL}$$

$$V_{OL} = \frac{-K_L (V_{DD} - V_{TL})^2}{2K_L (V_{DD} - V_{TL}) + 2K_O (V_{DD} - V_{TL})}$$

(5) V_{IH} at $\frac{dV_{out}}{dV_{IN}} = -1$, No lin

$$I_{DL}(\text{sat}) = I_{DO}(\text{linear}) \quad \text{--- Quadratic eq.}$$

$$dI_{DL}(\text{sat}) = dI_{DO}(\text{linear}) \quad \text{--- (3)}$$

$$I_{DL}(\text{sat}) = \frac{K_L}{2} (V_{DD} - V_{out})^2$$

$$I_{DO} = K_O \left[(V_{IN} - V_{TO}) V_{out} - \frac{V_{out}^2}{2} \right] \quad \text{--- (3)}$$

$$(3) : \frac{dI_{DL}}{dV_{out}} * dV_{out} = \frac{dI_{DO}}{dV_{IN}} dV_{IN} + \frac{dI_{DO}}{dV_{out}} dV_{out}$$

$$\frac{dV_{out}}{dV_{IN}} = \frac{\frac{dI_{DO}}{dV_{IN}}}{\frac{dI_{DL}}{dV_{out}} - \frac{dI_{DO}}{dV_{out}}} = -1$$

$$\frac{dI_{DO}}{dV_{IN}} = \underline{K_O V_{out}}$$

$$\frac{dI_{DL}}{dV_{out}} = -K_L (V_{DD} - V_{out})$$

$$\frac{dI_{DO}}{dV_{out}} = K_O (V_{IN} - V_{TO} - V_{out})$$

Subject:

$$\frac{dV_{out}}{dV_{in}} = \frac{k_o (V_{IH} - V_{To}) + k_L (V_{DD} - V_{TL})}{2k_o + k_L}$$

From quadratic equation \rightarrow another relation
between

$$V_{out} V_{in} \Rightarrow V_{IH} = V_{To} + \frac{2(V_{DD} - V_{TL})}{\sqrt{\frac{3k_o}{k_L} + 1}}$$



$$\frac{dV_{out}}{dV_{in}} = \frac{K_o (V_{IH} - V_{To}) + K_L (V_{DD} - V_{TL})}{2K_o + K_L}$$

from quadratic equation \rightarrow another relation between

$$V_{out} V_{in} \Rightarrow V_{IH} = V_{To} + \frac{2(V_{DD} - V_{TL})}{\sqrt{\frac{3K_o}{K_L} + 1}}$$

- Example *

در مورد
دانه
سکن صاف



at X :- $V_{DSSL} = 0$

$$I_{DL} = I_{D0} = \frac{K_L}{2} (V_{GSL} - V_{TL})^2$$

$$V_{GSL} = V_{DSSL} = V_{DD} - V_{out} = V_{DD}$$

$$I_{DL} = \frac{K_L}{2} (V_{DD} - V_{TL})^2$$

at A : $I_{D0} = 0 = \frac{K_L}{2} (V_{GSL} - V_{TL})^2$


$$V_{GSL} = V_{TL}$$

$$V_{out} = V_{DD} - V_{TL} \quad (\text{No. opp.})$$

$$V_{IL} = V_{To}$$

$$V_{out} = V_{Dso}$$

UTC saw



B, C من ناحية من
C, D من

$$* \quad V_{DS}(\text{sat}) = V_{GS} - V_{T}$$

* 19.3 power Dissipation.

1- Static

$$I_{DD}(\text{oh}) = 0, \quad V_{IN} \text{ Low}, \quad N_0 = 0, \quad I_{DD}(\text{off}) = I_{DL}(\text{sat}) = 0$$

$$I_{DD}(\text{ol}) = I_{DL}(\text{sat}) = I_{DD}(\text{lin})$$

$$= \frac{k_L}{2} (V_{GS} - V_{TL})^2 = k_b (V_{Gso} - V_{To}) V_{DS} = \frac{V_{DS}^2}{2}$$

$$P_{DD}(\text{avg}) = \frac{I_{DD}(\text{oh})}{2} \cdot V_{DD}$$

power ٤٤٩


2. Dynamic.

$$P_{dyn} = C_L \tau V_{DD}^2$$

$$P_{tot} = P_{dyn} + P_{static}$$

* Chapter 23

23.1 CMOS Inverter.



$$U_{IN} = U_{GS}$$

$$U_{out} = U_{DS}$$


$$U_{SD} = U_{DD} - U_{out}$$

$$U_{GS} = U_{DD} - U_{IN}$$

P-Mos \Rightarrow pull-up

N-Mos \Rightarrow pull-down

* 23.1 CMOS Inverter + 23.4 UTC



① UIN Low, $UIN = 0$.

$$UIN < UIN$$


$N \rightarrow$ off, $IDN = 0$.


$$USG = UDD > -UTP$$

$$USD(sat) = USG + UTP = UDD + UTP > USD$$

PMOS in linear region.

$$IDN(opp) = IDP(lin)$$





لا يكون sat(c) يكون يا، لا

$$I_{DN}(off) = I_{DP}(lin)$$

$$0 = k_p \left[(U_{GS} + U_{TP}) U_{SD} - \frac{U_{SD}^2}{2} \right]$$

$$U_{SD} = \text{Zero}$$

$$U_{SD} = 2(U_{GS} + U_{TP}) > U_{TP}(sat)$$

على
لا

$$U_{out} = U_{OH} = U_{DD}$$

$$\textcircled{2} U_{OL}, U_{IN} = U_{DD}$$

high input.

$$U_{IN} = U_{DD} = U_{GS} > U_{TN}$$

$$U_{DS}(sat) = U_{DD} - U_{TN} > U_{DS}$$

⇒ linear mode.

$$U_{GS} = U_{DD} - U_{IN} = 0 < -U_{TP}$$

PMOS → off.

$$I_{DP}(off) = I_{DN}(lin)$$

$$0 = k_n \left((U_{GS} - U_{TN}) U_{DS} - \frac{U_{DS}^2}{2} \right)$$

$$U_{DS} = 0$$

$$V_{IL} = \frac{2V_{out} - V_{DD} + V_{TP} + \frac{K_n}{K_p} V_{TN}}{1 + \frac{K_n}{K_p}}$$

* V_{out} from $I_{DN}(\text{sat}) = I_{DP}(\text{lin})$.

$$\begin{aligned} N(\text{lin}) &\Rightarrow I_{D}(\text{lin}) = K_n \left((V_{GS} - V_{TN}) V_{DS} - \frac{V_{DS}^2}{2} \right) \\ P(\text{sat}) &\Rightarrow I_{D}(\text{sat}) = \frac{K_p}{2} (V_{GS} + V_{TP})^2 \\ &\rightarrow V_{DS} = V_{out} \end{aligned}$$

$$dI_{DN}(\text{lin}) = dI_{DP}(\text{sat})$$

$$V_{IH} = \frac{V_{DD} + V_{TP} \frac{K_n}{K_p} (V_{TN} + 2V_{out})}{1 + \frac{K_n}{K_p}}$$

from quadratic equations find V_{out} .

* for symmetric U.T.C.

$$1 - K_n = K_p \quad \rightarrow \text{gate.}$$

$$\mu_n C_{ox} \left(\frac{W}{L} \right)_N = \mu_p C_{ox} \left(\frac{W}{L} \right)_P$$

$$580 \left(\frac{W}{L} \right)_N = 230 \left(\frac{W}{L} \right)_P$$

$$\left[\frac{W}{L}_P = 2.5 \frac{W}{L}_N \right] \quad \text{Kia}$$

$$2 - U_m - U_{IL} = U_{IH} - U_m$$

$$3 - U_m = U_{DD} / 2$$



$$* H.N.M = U_o(U_{IL}) - U_o(U_{IH})$$

$$\Delta L.N.M = U_{IL} - U_o(U_{IH})$$

23.2 * Power Dissipation :-

$$P_{static} = \text{Zero}, \quad I_{DD}(N\text{-off}) = 0, \quad I_{DD}(P\text{-off}) = 0$$

$$P_{dynamic} = C \cdot f \cdot U_{DD}^2$$



Example μ

* Example 23.3, Design for Symmetry. $V_{DD} = 5$.

$$k_n' = 40 \mu A/V^2, \quad k_p' = 16 \mu A/V^2, \quad V_{TN} = 1.0$$

$$V_{TP} = -1, \quad L_N = L_P = 2 \mu m, \quad W_N = 4 \mu m$$

$w_p = ?$, Check for symmetry. $\left[\begin{array}{l} k_n = k_p \\ V_m = \frac{V_{DD}}{2} \end{array} \right.$

$$V_m \rightarrow V_{IL} = V_{IH} = V_m$$

$$\frac{w_p}{L_P} = 2.5 \frac{w_n}{L_n}$$

$$w_p = 2.5 \times 4 \mu = 10 \mu m$$

$$\textcircled{1} k_p = 16 \mu \times \frac{w_p}{L_P} = 80 \mu m \quad \checkmark$$

$$k_n = 40 \mu \times \frac{4 \mu}{2 \mu} = 80 \mu m$$

$$k_p = k_n$$

$$\textcircled{2} V_m = \frac{5 + (-1) + \sqrt{\frac{80}{80}}}{1 + \sqrt{\frac{80}{80}}} = 2.5$$

$$V_m = \frac{V_{DD}}{2} = \frac{5}{2} = 2.5$$

$$\textcircled{3} V_{IL} = \frac{2V_{out}(V_{IL}) - 5 + (-1) + \frac{80}{80}(1)}{1 + \frac{80}{80}}$$

$$V_{IL} = V_{out}(V_{IL}) - 2.5$$

$$V_{out} = (V_{IL}) = V_{IL} + 2.5$$

$$I_{DN}(\text{sat}) = I_{DP}(\text{lin})$$

$$\frac{k_n}{2} (V_{INL} - V_{TN})^2 = k_p (V_{DD} - V_{IN}) V_{SD} - \frac{V_{SD}^2}{2}$$

$$V_{SD} = V_{DD} - V_{out}$$

$$V_{SD} = V_{DD} - V_{IL} - 2.5$$

$$\frac{k_n}{2} (V_{IL} - V_{TN})^2 = k_p \left((V_{DD} - V_{IL}) (V_{DD} - V_{IL} - 2.5) - \frac{(V_{DD} - V_{IL} - 2.5)^2}{2} \right)$$

$$V_{IL} = 2.125 V$$

$$\rightarrow V_{IH} = \frac{5 - 1 + \frac{80}{80} \left[1 + 2 V_{out} (V_{IH}) \right]}{1 + \frac{80}{80}}$$

$$V_{out} = V_{IH} - 2.5$$

$$I_{DN}(\text{lin}) = I_{DP}(\text{sat})$$

↓

↳

$$V_{GS} = V_{DD} = V_{INH}$$

$$V_{GS} = V_{INH}$$

$$V_{DS} = V_{out} = V_{IH} - 2.5$$


$$V_{IH} = 2.875$$

$$V_m - V_{IL} = V_{IH} - V_m$$


$$2.5 - 2.125 = 2.875 - 2.5$$

$$0.375 = 0.375 \quad \checkmark$$

23.9 Fan-out (capacitance that a reasonable delay time)
 propagation delay.




t_{pHL} = time delay, between input ~~start~~ increasing from low to ~~high~~ 50% of max, and output dropping from max to 50% of max.




23.9 Fan-out (capacitance that allows reasonable delay time).
propagation delay.

Input.



t_{pHL} = time delay, between input ~~start~~ increasing from low to ~~high~~ 50% of max, and output dropping from max to 50% of max.



$$t_{pHL} = \left[\frac{2 V_{TN}}{K_n (V_{DD} - V_{TN})^2} + \frac{\ln \left(\frac{1.5 V_{DD} - 2 V_{TN}}{0.5 V_{DD}} \right)}{K_n (V_{DD} - V_{TN})} \right] C_L$$

$$= \left[\frac{2 V_{TN}}{K_n (V_{DD} - V_{TN})^2} + \frac{1}{K_n (V_{DD} - V_{TN})} \ln \left(\frac{1.5 V_{DD} - 2 V_{TN}}{0.5 V_{DD}} \right) \right] C_L$$

①

$$t_{pLH} = \left[\frac{-2V_{TP}}{k_p(V_{DD} + V_{TP})^2} + \frac{1}{k_p(V_{DD} + V_{TP})} \ln \left(\frac{1.5V_{DD} + 2V_{TP}}{0.5V_{DD}} \right) \right] C_L$$

②
 \Rightarrow Find C_L , and $\frac{C_L}{k_n}$

* Fan-out if UTC symmetric.

- For a signal capacitance

$$C_{IN} = (w_n L_n + w_p L_p) C_{ox} \rightarrow \text{input}$$

in general for
Load or driver.

Fan-out F : $F = \frac{C_L}{C_{IN}}$

1. For symmetry $\frac{w_p}{L_p} = 2.5 \frac{w_n}{L_n} \Rightarrow L_n = L_p$

$$C_{IN} = (w_n L_n + 2.5 w_n L_n) C_{ox}$$

$$= 3.5 w_n L_n C_{ox}$$

2. $k_p = w_n = \frac{w_n}{L_n} \mu_n C_{ox}$

$$\frac{C_L}{k_n} = \frac{F C_{IN}}{\frac{w_n}{L_n} \mu_n C_{ox}} = \frac{F (3.5 w_n L_n C_{ox})}{\frac{w_n}{L_n} \mu_n C_{ox}}$$

$$\frac{CL}{kn} = \frac{3.5 L W^2 F_{crit}}{\mu_n C_{ox}} \quad \text{from eqn (1)}$$

$$= \frac{3.5 L W^2 F}{\mu_n}$$

$$F = \frac{CL \mu_n}{kn 3.5 L W^2}$$

$$F = \mu_n$$

$$3.5 L W^2 \left[\frac{2 V_{TN}}{(V_{DD} - V_{TN})^2} + \frac{1}{V_{DD} - V_{TN}} \ln \left[\frac{1.5 V_{DD} - 2 V_{TN}}{0.5 V_{DD}} \right] \right]$$


← ليس له حيز

- Example 23.10 (read)

* Chapter 24 CMOS Gate

24.2,3,4 NAND, NOR, AND, OR Gates.

* NAND



A	B	out.
0	0	1
0	1	1
1	0	1
1	1	0

- ① Any input Low, N are off, P lin.
 1. a A Low, B Low ($V_{IN} = 0$).
 2 $I_{DD}(\text{lin}) = I_{DN}(\text{off}) = 0$
 \downarrow $V_{SD} = 0$.

$$V_{out} = U_{DD} - V_{DS} = U_{DD} \text{ (high)}$$

- Any input Low

A Low, B high (or vice versa).

N's off, P with Low input lin.

P with high is off.

$$I_{DP}(\text{lin}) = I_{DN}(\text{off}) = 0$$

$$\rightarrow V_{SDA} = 0$$

$$V_{out} = U_{DD} - V_{SDA} = U_{DD} \text{ (high)}$$

② All inputs high ($V_{in} = 5$)

N's lin, P off

$$I_{DN}(\text{lin}) = I_{DP}(\text{off}) = 0$$

$$V_{DS} = 0, \quad V_{out} = V_{DS} = 0 \text{ (Low)}$$

* For symmetry :-

For a single input inverter $\frac{w_P}{L_P} = 2.5 \frac{w_N}{L_N}$

For a two input $= \frac{2w_P}{L_P} = 2.5 \frac{w_N}{L_N}$


$$I_{PP} = I_{DN}$$

لم يثبت


* In General: For an i -input NAND Gate.

$$i \frac{w_p}{L_p} = 2.5 \frac{w_n}{L_n}$$


* AND Gate.



- add an inverter at the output of the NAND Gate.



- OR Gate :- + NoR Gate.



① Any input high.

Corresponding N's lin, P's off.

$$I_{DN}(lin) = 2 I_{DP}(off) = 0.$$

$$V_{DS} = 0 = v_{out} \text{ (Logic Low).}$$


② All input Low.

N's off, ~~corresponding~~ P is lin.

$$I_{DN}(off) = I_{DP}(lin) \Rightarrow V_{SP} = 0.$$

$$v_{out} = V_{DD} \text{ (Logic High)}$$

A	B	NoR
0	0	1
0	1	0
1	0	0
1	1	0




* For Symmetry

$$\frac{w_p}{L_p} = \left(2.5 \frac{w_n}{L_n} \right) * 2 \quad (\text{For two-input})$$

$$\text{For } i\text{-input} \rightarrow \frac{w_p}{L_p} = i \left[2.5 \frac{w_n}{L_n} \right]$$

* 24.5 AND-OR-Inverter Logic Function (AOI)



Enough to look at Pull down (or pull-up) circuit

* N's in series \Rightarrow ANDing

* P's in parallel \Rightarrow ORing

(For PMOS the opposite)


ND, NB in series \Rightarrow BD

NC, NA " " \Rightarrow CA

ND, NB is in parallel with (NC, NA)

$$= BD + CA$$

$F = BD + CA$, $\bar{F} = BD + CA$



OR.

$P_D, P_B \Rightarrow$ Parallel $\Rightarrow B+C$

$P_A, P_C \Rightarrow$ Parallel $\Rightarrow A+C$

P_A, P_C series in $P_D, P_B \Rightarrow (B+C)(A+C)$

$F = (B+C)(A+C)$


* Draw $Z = (A+B+C)(DE+F)$

N:- N_A, N_B, N_C in parallel.

$N_D, N_E \Rightarrow$ in series

(N_D, N_E) in parallel with F



$(N_D, N_E), N_F$ in series with (N_A, N_B, N_C)




$(AB + C) D + (E + F) (A + B)$

* Multivibrators (Neamen) ch. 15

1. Astable :- Triggered one with no stable state.
2. Mono Stable :- Has one stable state and moves to
3. ~~Bistable~~ the other state (quasi-stable) when triggered and remains in the quasi-stable state for a predetermined time.



3. Bistable (Flip-Flop), Two stable states, switches between them only when triggered.



① $t < t_0$.

Initial state $U_c = 0$, U_2 at Logic High, U_4 high
 U_4 (out) Low, U_2 still high.
 out Low (stable state).

2. $t_0 < t < t_1$

Apply trigger at (at t_0), V_2 Low, $V_c = 0$.


$V_3 = 0$, V_4 high, (but put quasi)

But capacitor starts charging through R
 (V_c and V_3 increases ~~and~~ V_2 keeps inc until

$V_3 = U_{th}$, considered high input at G_2)

→ V_4 Low (back to stable state)

and V_2 back to high also V_3 at high.



* $T = C[R + R_{on}]$

↳ Resistance of gates and very small

$T = t_2 - t_1 = C(R + R_{on}) \ln \left(\frac{R}{R + R_{on}} \cdot \frac{V_{DD}}{V_{DD} - U_{th}} \right)$

* if $R \gg R_{on}$, $V_{TH} = \frac{1}{2} V_{DD}$

$T = RC \ln 2 = 0.7 RC$


$V_C = V_i + (V_t - V_i) (1 - e^{-t/RC})$
 ↑ $V_{TH} = 0$ ↓ target voltage V_{DD} → T

* Two types of mono stable Response :-



- ① Retriggerable, ② No retriggerable

* Retriggerable :- responds to any trigger applied even if in quasistable state.

* No Retriggerable :- does not respond to a new trigger if in quasistable state.



* 555 Ic timer =
Mono stable Multivibrator



① $t < t_0$ output Low ($Q=0, \bar{Q}=1$)
 T_1 on, discharge $C_T \rightarrow U_C=0$

② Trigger is applied at $t = t_1$

$V_i < \frac{V_{CC}}{3}$, out of C_{02} is high

$(S=1), Q=1, \bar{Q}=0$ ($T_1 = \text{OFF}$)


$V_{out} = \text{high (quasi-stable)}$

$T_1 \Rightarrow \text{OFF}$ (capacitor charges through R_T)

③ Cap charges until $V_C = \frac{2}{3} V_{CC} = V_{th}$
 $\Rightarrow C_{01}$ is on and Reset Flip Flop.

$\bar{Q} = 0$ (out put back to stable state)

$\bar{Q} = 1$ (T_1 , on, cap discharges again)



ex* $V_{CC} = 5$, $V_{th} = \frac{2}{3} \times 5 = 3.33V$

$$V_C = V_F + (V_i - V_F) e^{-t/R_C}$$

$$3.3 = 5 + (0 - 5) e^{-t_p/R_T C_T}$$

$$t_p = 1.1 R_T C_T$$

* Example 8- Find min and maximum values of R_T if $350n < I_T < 10mA$

$$I_{Tmax} = \frac{V_{R_{Tmax}}}{R_{Tmin}} = \frac{5-0}{R_{Tmin}} = 10mA$$



$$R_{Tmin} = 500 \Omega$$

$$R_{Tmax} = \frac{V_{R_{Tmin}}}{I_{Tmin}} = \frac{5-3.3}{350n} = 5M\Omega$$

$$500 < R_T < 5M$$

Subject:

* Digital to analog converter
R/2R Ladder Conv.



- For a certain node

* if Digital input to the left of that node is at Logic 0 (Circuit), then said node sees an equivalent Resistance of $2R$.

N: Number of bits

لترانزستور عدد الا بئعة ترتيب $2R, R$

$$V_{out} = \frac{V_{ref}}{2} \left(D_{N-1} + \frac{D_{N-2}}{2} + \dots + \frac{D_1}{2^{N-2}} + \frac{D_0}{2^{N-1}} \right)$$

→ $N=4$, $\begin{matrix} D_3 & D_2 & D_1 & D_0 \\ 0 & 0 & 1 & 1 \end{matrix}$

$$V_{out} = \frac{V_{ref}}{2} \left(\frac{D_3}{2^0} + \frac{D_2}{2^1} + \frac{D_1}{2^2} + \frac{D_0}{2^3} \right)$$

1 bit = D_3 also \dots

- if digital input is given in decimal.

$$V_{out} = \frac{n}{2^N} V_{ref} \quad (\text{if } n)$$

- Example. Find V_{out} for inputs with each bit at Logic 1 one at a time, $V_{ref} = 5$.

D_3	D_2	D_1	D_0	V_{out}
1	0	0	0	$V_{out} = \frac{V_{ref}}{2} (1) = 2.5V$
0	1	0	0	$V_{out} = \frac{V_{ref}}{2} \left(\frac{1}{2}\right) = 1.25$
0	0	1	0	$= \frac{V_{ref}}{2} \left[\frac{1}{4}\right] = 0.625$
0	0	0	1	$= \frac{5}{2} \left[\frac{1}{8}\right] = 0.3125$

~~...~~
 لنفرض جميع قيم V_{ref} هي 5، عند أنبوب 1111

$$V_{out} = \frac{5}{2} \left[1 + \frac{1}{2} + \frac{1}{4} + \frac{1}{8} \right] = 4.6875V$$

$\left[\begin{matrix} D_3 & D_2 & D_1 & D_0 \\ 1 & 1 & 1 & 1 \end{matrix} \right]$

با أخذناها لسبب متطوع أقل من 5.

Subject:

The sum of these voltage is $4.681 < 5$,
because we have $2^4 = 2^4 = 16$ levels,
but we only cannot $(2^4 - 1) = 15$
level $\frac{5}{16} = 0.3125$.

$$\frac{U_{REF}}{n \rightarrow \text{number of levels}} = \frac{5}{16} = 0.3125$$

$$\frac{5}{16} \times 15 = 4.6875$$

$$\uparrow 5 = \frac{16}{15} \times 4.6875 \uparrow$$

achieve an output of 5U increase.
 U_{REF} .

$$U_{REF} = \frac{16}{15} \times 4.6875 = 5.3333$$

- in general, for a max output

$$U_{REF} = \frac{\text{\# of level} \times U_{O \text{ max}}}{\text{\# of counts}}$$

* Resolution:- Least detected increment in
input voltage that can be measured
by the D/A convert

$$Res = \frac{U_{REF}}{2^N - 1}$$

$$\text{accuracy} = \frac{R_{\text{res}}}{U_{\text{ref}}} = \frac{1}{2^N - 1}$$

* Example: Design a 6-bit R/2R Ladder DA.
if $R_F = R$.

1. Find the analog output to (101010)

~~101010~~
~~101010~~

$$(101010)_2 \Rightarrow (42)_{10}$$

$$U_{\text{out}} = \frac{n}{2^N} U_{\text{ref}} = \frac{42 * 5}{64} = \frac{210}{64} = 3.28$$

b. $U_{\text{out}} = 2.2V$, find digital input.

$$n = \frac{U_{\text{out}}}{U_{\text{ref}}} \times 2^N = \left(\frac{2.2}{5} \right) \times 64 = (28)_{10}$$

$$(28)_{10} = 011100$$

Subject:

000 0000 1


if $V_{IN} > \frac{2U_{REF}}{9}$, $V_{IN} < \frac{3U_{REF}}{9}$

0000 0011

* Comparato number = m.

$U_{REF} / m = \frac{m}{N+1} U_{REF}$

1 \leftarrow $\left[\frac{m}{N+1} \right]$ # of bit



out put of Comp

$Q_2 Q_1 Q_0$	B	D D7	D6	D5	D4	D3	D2	D1	D0
0 0 0	#	0	0	0	0	0	0	0	1
0 0 1		0	0	0	0	0	0	1	1
0 1 0		0	0	0	0	0	1	1	1
0 1 1		0	0	0	0	1	1	1	1
1 0 0		0	0	0	1	1	1	1	1
1 0 1		0	0	1	1	1	1	1	1
1 1 0		0	1	1	1	1	1	1	1
1 1 1		1	1	1	1	1	1	1	1

S

T

A

R

S Note

Ex 8-

$$\frac{3U_{ref}}{R} = 3$$

$$\frac{2U_{ref}}{R} = 2$$

$$U_{in} = 2.5$$

high \leftarrow 011 \leftarrow C_{01} , C_{02} بجاء

00000011

output 0.10

$$* Q_0 = D_1 + D_3 + D_5 + D_7$$

$$Q_1 = D_2 + D_3 + D_6 + D_7$$

$$Q_2 = D_4 + D_5 + D_6 + D_7$$

إذا تغير
البيته
تغير
المخرج
عكساً

Ex 1 - $m = 5$

$$Q_0 = 0 \quad (D_5 + D_7 \text{ بيته لا يتغير})$$

$$Q_1 = 0$$

$$Q_2 = 1$$

$$\Rightarrow 100$$

$$* Res = \frac{U_{ref}}{N+1}, \quad Acc = \frac{Res}{U_{ref}}$$

* Example 3- Find the range of analog

a) inputs that correspond to binary number (00011111)

$$U_{in, min} \geq U_{ref} \cdot \frac{5}{9} = \frac{5}{9} U_{ref} = 2.78$$

$$U_{in, max} \leq U_{ref} \cdot \frac{6}{9} = \frac{6}{9} U_{ref} = 3.33 \text{ V}$$

Subject:

b) Find the resolution = $\frac{5}{9} = 0.56 \text{ V}$ $\approx 0.56 \text{ V}$

c) Find binary o/p if $V_{IN} = 1 \text{ V}$.

$$V_{IN} = 1 \text{ V} > \frac{m V_{ref}}{N+1}$$

$$V_{IN} = 1 < \frac{V_{ref} (m+1)}{9}$$

$$V_{IN} = 1 > \frac{m \cdot 5}{9} \Rightarrow m \leq 1.8$$

$$1 < \frac{(m+1) \cdot 5}{9} > 0.8$$

$\therefore m = 1$ is high \Rightarrow only o/p at C_0 is high, others are low.


0000 0001

Encoded o/p \Rightarrow 000

* Chapter 32.1, 32.2 Diode and BJT (Read-only memory) ROM. (OR Gates)

Subject:

/ /



4.7 10001
 0011
 0100

$$GA \Rightarrow U_{Bit0} = U_0 + U_1 + U_4 + U_5$$


if $U_0 = 1$ and Rest 0.

$$U_{Bit0} = 1$$

$$CB \leftarrow U_{Bit1} = 0$$

$$U_{Bit2} = 0$$

$$U_{Bit3} = 0$$



$$CA \Rightarrow UBit_0 = U_0 + U_1 + U_4 + U_5$$

if $U_0 = 1$ and Rest 0


$$UBit_0 = 1$$


$$CB \leftarrow UBit_1 = 0$$

$$UBit_2 = 0$$


$$UBit_3 = 0$$

* ممكن رجبى السؤال كله دا يود راسطه على ما بي يا 05







* ~~32.7~~ :-



* 32.7 CMOS (REAL) only MEM.





① $U_{PRE} = 0V = 0$ Logic.

$U_0 - U_3 = 0V = 0$ Logic.

PMOS all in $\Rightarrow U_{SD} = 0V$.

NMOS all off $U_{out} = U_{Bit} = U_{DD}$

output at Logic high

Capacitor charge to U_{DD} .

② Read data when U_0 is high
 (U_{PRE} at Logic high) and all other
 input at Logic 0.

Pmos off. all Nmos except ~~the~~ the ones in the first line are all off, Nmos in first are all on.

on Nmos will discharge capacitor to 0V \Rightarrow Logic Zero.


* Gates with no on Nmos will remain at output high.

3) Next preset

4) V_1 high (and V_{PRE}) Rest zeros.


* Chapter 33.1 & 2 Random Access Memory RAM

33.1 and 33.2 Static RAM (all with transmission gates) Mos FET SRAM



* RAM: data can be read in a sequence independent of the order it was originally written

* SRAM:- Maintains storage of data as long as power is applied to semiconductor ckt.



* NT_1 & NT_2 , Transmission Gate, when WL high NT are on and conduct when WL Low NT 's off and don't conduct. (Store)
 بخزنه

on \rightarrow (Read & write)


off \rightarrow (store) بخزنه


1 - Store $\rightarrow wL = 0$. NTs off data in cell remains the same $MEM = 1$

2 - write $\rightarrow wL = 1$, NTs on.
 $MEM = BL$, $\overline{MEM} = \overline{BL}$


3 - Read $\rightarrow wL = 1$, NTs on.
BL read memory, $BL = MEM$
 $\overline{BL} = \overline{MEM}$

- Example :-





* CMOS static RAM cell





1 - Initially input is considered low, and o/p is high
 when $V_{IN} = V_{TD}$, out goes down and remains so until $V_{IN} = V_{IU}$,

2 - when $V_{IN} = V_{IU}$, V_{out} goes up and remains so until $V_{IN} = V_{TD}$,

Difference between V_{TD} and V_{IU} is called (hysteresis)

ST removes noise or referam signal





* Initial o/p high

① unit V_{ID} , voltage Low.

② Remains Low unit, input goes to V_{IU}
 \Rightarrow out put goes up.

* Emitter coupled Schmitt Trigger.



1) V_{OLs}

$$V_{OL} = V_{CE2}(\text{sat}) + V_E$$

$$V_E = \frac{V_{CC} - V_{BE}(\text{sat})}{R_{C1}} + \frac{V_{CC} - V_{CE}(\text{sat})}{R_{C2}}}{\frac{1}{R_{C1}} + \frac{1}{R_{C2}} + \frac{1}{R_E}}$$

Small signal


2) $V_{IUS} \Rightarrow V_{IUS} = V_{BE,1s}(\text{F.A}) + V_E$

3) $V_{OHS} \Rightarrow V_{OHS} = V_{CC}$

$$V_{IDS} \Rightarrow V_{IDS} = \frac{V_{CC} + \left(\frac{R_{C1}}{R_E} + 1 \right) V_{BE,1s}(\text{sat}) - V_{BE,1s2}(\text{F.A})}{\frac{R_{C1}}{R_E} + 1}$$

Figure 10.10 SNAND

Noice \rightarrow V_{OLs} \neq V_{OL}




* UTC OF SNAND & \bar{A}

* $V_{IU} = V_{ID} - V_D(\text{on})$

* $V_{ID} = V_{IUS} - V_D(\text{on})$

* $V_{OH} = V_{CC} - V_{BE}(F.A) - V_D(\text{on})$

* $V_{OL} = V_{CE}(\text{Sat})$



* hysteresis: - output high to low and low to high, transition occurs at different input

